{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:53:41Z","timestamp":1771613621358,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711900"],"award-info":[{"award-number":["2020YFA0711900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711901"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research","doi-asserted-by":"publisher","award":["61974032"],"award-info":[{"award-number":["61974032"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research","doi-asserted-by":"publisher","award":["61929102"],"award-info":[{"award-number":["61929102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research","doi-asserted-by":"publisher","award":["62090025"],"award-info":[{"award-number":["62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research","doi-asserted-by":"publisher","award":["61822402"],"award-info":[{"award-number":["61822402"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcsi.2023.3273593","type":"journal-article","created":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T17:30:31Z","timestamp":1684431031000},"page":"3280-3293","source":"Crossref","is-referenced-by-count":8,"title":["An Analog Circuit Building Block Generator via Nested Multi-Fidelity Modeling"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9111-8474","authenticated-orcid":false,"given":"Jiangli","family":"Huang","sequence":"first","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Chuyu","family":"Wang","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Yuyang","family":"Yan","sequence":"additional","affiliation":[{"name":"Microelectronics Department, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7402-1427","authenticated-orcid":false,"given":"Cong","family":"Tao","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8936-3945","authenticated-orcid":false,"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Wenchuang","family":"Hu","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2648-5232","authenticated-orcid":false,"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Microelectronics Department, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2949796"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483071"},{"key":"ref2","first-page":"1","article-title":"Multi-objective Bayesian optimization for analog\/RF circuit synthesis","author":"lyu","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Autom Conf (DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121263"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252569"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2008.2009032"},{"key":"ref18","first-page":"451","article-title":"Incorporating second-order functional knowledge for better option pricing","author":"dugas","year":"2000","journal-title":"Proc 13th Int Conf Neural Inf Process Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i06.6560"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.2016.0751"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2020.3013290"},{"key":"ref22","first-page":"9334","article-title":"Multi-fidelity Bayesian optimization with max-value entropy search and its parallelization","author":"takeno","year":"2020","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref21","first-page":"1","article-title":"Information-based multi-fidelity Bayesian optimization","author":"zhang","year":"2017","journal-title":"Proc NIPS Workshop Bayesian Optim"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415660"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309751"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24694-7_71"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025068"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317765"},{"key":"ref6","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","author":"louren\u00e7o","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10196078\/10129120.pdf?arnumber=10129120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T18:07:18Z","timestamp":1692036438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3273593","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}