{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:38:15Z","timestamp":1774964295521,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NRF SOCure Project","award":["NRF2018NCR-NCR002-0001"],"award-info":[{"award-number":["NRF2018NCR-NCR002-0001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcsi.2023.3274599","type":"journal-article","created":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T17:51:43Z","timestamp":1684518703000},"page":"3234-3243","source":"Crossref","is-referenced-by-count":48,"title":["Lightweight Hardware Accelerator for Post-Quantum Digital Signature CRYSTALS-Dilithium"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3056-9241","authenticated-orcid":false,"given":"Naina","family":"Gupta","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, NTU, Nanyang Ave, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1082-4049","authenticated-orcid":false,"given":"Arpan","family":"Jati","sequence":"additional","affiliation":[{"name":"School of Physical and Mathematical Sciences, NTU, Nanyang Ave, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8818-6983","authenticated-orcid":false,"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, NTU, Nanyang Ave, Singapore"}]},{"given":"Gautam","family":"Jha","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3465481.3465756"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i1.238-268"},{"key":"ref15","article-title":"A unified cryptoprocessor for lattice-based signature and key-exchange","author":"mert","year":"2022","journal-title":"IEEE Trans Comput"},{"key":"ref14","first-page":"270","article-title":"A compact and high-performance hardware architecture for CRYSTALS-Dilithium","volume":"2022","author":"zhao","year":"2022","journal-title":"IACR Trans Cryptograph Hardw Embedded Syst"},{"key":"ref31","author":"bai","year":"2021","journal-title":"CRYSTALS-Dilithium Round3 NIST Package"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474139"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"75","DOI":"10.30837\/rt.2022.3.210.05","article-title":"Status report on the third round of the NIST post-quantum cryptography standardization process","author":"yesina","year":"2022","journal-title":"Radiotekhnika"},{"key":"ref10","article-title":"Improved key recovery of the HFEv-signature scheme","author":"tao","year":"2020","journal-title":"Cryptology-eprint-archive"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-021-00510-2"},{"key":"ref1","author":"chow","year":"2021","journal-title":"Ibm quantum breaks the 100-qubit processor barrier"},{"key":"ref17","article-title":"A hard crystal-implementing Dilithium on reconfigurable hardware","author":"land","year":"2021","journal-title":"Cryptol"},{"key":"ref16","article-title":"High-performance hardware implementation of lattice-based digital signatures","author":"beckwith","year":"2022","journal-title":"Cryptol"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-57682-0"},{"key":"ref18","article-title":"NIST post-quantum cryptography—A hardware evaluation study","author":"basu","year":"2019","journal-title":"Cryptol"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCCC51823.2021.9478087"},{"key":"ref23","first-page":"32","article-title":"A CRYSTALS-Dilithium response-based cryptography engine using GPGPU","author":"wright","year":"2021","journal-title":"Proc Future Technol Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref25","author":"bai","year":"2021","journal-title":"Crystals—dilithium Digital signatures from module lattices"},{"key":"ref20","first-page":"1","article-title":"A hardware evaluation study of NIST post-quantum cryptographic signature schemes","author":"soni","year":"2019","journal-title":"Proc 2nd PQC Standardization Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3040324"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3447812"},{"key":"ref28","author":"guido","year":"2021","journal-title":"KECCAK Hardware Implementation"},{"key":"ref27","first-page":"320","article-title":"KECCAK sponge function family main document","volume":"3","author":"bertoni","year":"2009","journal-title":"Submission to NIST"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.49-72"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-77870-5_13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-15979-4_16"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474157"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-022-03477-x"},{"key":"ref3","article-title":"A quantum circuit design of AES","author":"wang","year":"2021","journal-title":"arXiv 2109 12354"},{"key":"ref6","year":"2021","journal-title":"Submission requirements and evaluation criteria for the post-quantum cryptography standardization process"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.22331\/q-2021-04-15-433"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10196078\/10129249.pdf?arnumber=10129249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T18:08:07Z","timestamp":1692036487000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3274599","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}