{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:36:08Z","timestamp":1773171368351,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Swarna Jayanti Fellowship","doi-asserted-by":"publisher","award":["DST\/SJF\/ETA02\/2017-18"],"award-info":[{"award-number":["DST\/SJF\/ETA02\/2017-18"]}],"id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft (DFG) AM 534\/3-1","doi-asserted-by":"publisher","award":["428566201"],"award-info":[{"award-number":["428566201"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcsi.2023.3278351","type":"journal-article","created":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T17:39:45Z","timestamp":1685641185000},"page":"3089-3102","source":"Crossref","is-referenced-by-count":40,"title":["Cryogenic CMOS for Quantum Processing: 5-nm FinFET-Based SRAM Arrays at 10 K"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7104-2396","authenticated-orcid":false,"given":"Shivendra Singh","family":"Parihar","sequence":"first","affiliation":[{"name":"Semiconductor Test and Reliability (STAR) Research Group, University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"van Santen","sequence":"additional","affiliation":[{"name":"Semiconductor Test and Reliability (STAR) Research Group, University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7902-9353","authenticated-orcid":false,"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"Semiconductor Test and Reliability (STAR) Research Group, University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2094-858X","authenticated-orcid":false,"given":"Girish","family":"Pahwa","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3356-8917","authenticated-orcid":false,"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, NANOLAB, Indian Institute of Technology (IIT) Kanpur, Kanpur, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"AI Processor Design, Technical University of Munich (TUM), Munich, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsi-tsa51926.2021.9440092"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2017.7974215"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00528-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms13575"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737549"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662480"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/ab5e07"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-017-0038-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024678"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/physrevx.2.031007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063090"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.3372"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901745"},{"key":"ref14","article-title":"Cryogenic electronics for the read-out of quantum processors","author":"Homulle","year":"2019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2022.3163251"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2012.6242496"},{"key":"ref17","first-page":"1","article-title":"A 22 nm SoC platform technology featuring 3-D tri-gate and high-K\/metal gate, optimized for ultra low power, high performance and high density SoC applications","volume-title":"IEDM Tech. Dig.","author":"Jan"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213513"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265065"},{"key":"ref20","first-page":"36","article-title":"5 nm CMOS production technology platform featuring full-fledged EUV, and high mobility channel FinFETs with densest 0.021 \u03bcm2 SRAM cells for mobile SoC and high performance computing applications","volume-title":"IEDM Tech. Dig.","author":"Yeap"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC53440.2021.9631789"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838410"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772841"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911459"},{"key":"ref25","first-page":"1","article-title":"An enhanced 16 nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2014.7046976"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2461592"},{"key":"ref28","first-page":"232","article-title":"13.2 A 14 nm FinFET 128 Mb 6T SRAM with VMINenhancement techniques for low-power applications","volume-title":"IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Song"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3115988"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2012.2229331"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2019.8902861"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720511"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2017.7993502"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062967"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3097971"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2943744"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/drc55272.2022.9855797"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854405"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3175675"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10196078\/10141855.pdf?arnumber=10141855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T08:39:14Z","timestamp":1709282354000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10141855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":41,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3278351","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}