{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,15]],"date-time":"2026-08-15T16:48:01Z","timestamp":1786812481081,"version":"3.56.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC), South Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research and Development Program through the National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2020M3H2A107804514"],"award-info":[{"award-number":["2020M3H2A107804514"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"BrainKorea21 Four (BK21 FOUR) Project"},{"DOI":"10.13039\/100010002","name":"Ministry of Education, South Korea","doi-asserted-by":"publisher","award":["4199990113966"],"award-info":[{"award-number":["4199990113966"]}],"id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through NRF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","award":["2022R1I1A3073214"],"award-info":[{"award-number":["2022R1I1A3073214"]}],"id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Technology Innovation Program"},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["00236772"],"award-info":[{"award-number":["00236772"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tcsi.2023.3287274","type":"journal-article","created":{"date-parts":[[2023,6,28]],"date-time":"2023-06-28T13:34:50Z","timestamp":1687959290000},"page":"3612-3624","source":"Crossref","is-referenced-by-count":16,"title":["Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7763-7921","authenticated-orcid":false,"given":"Jonghyun","family":"Ko","sequence":"first","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4047-976X","authenticated-orcid":false,"given":"Jongbeom","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8914-1616","authenticated-orcid":false,"given":"Taegam","family":"Jeong","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8960-6954","authenticated-orcid":false,"given":"Jaehoon","family":"Jeong","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5243-4132","authenticated-orcid":false,"given":"Taigon","family":"Song","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3121437"},{"key":"ref35","author":"rudell","year":"1989","journal-title":"Logic synthesis for VLSI design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL52857.2022.00011"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2017.8117372"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3047265"},{"key":"ref37","author":"jones","year":"2012","journal-title":"Standard ternary logic"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490200402"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.52"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2316000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0272-8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2445823"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2874055"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2992262"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2874398"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3081523"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2012.751325"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3112798"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL49045.2020.00-13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0419-7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153600"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2022.114748"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3011384"},{"key":"ref25","first-page":"57","article-title":"Multi-valued logic device technology; overview, status, and its future for peta-scale information density","volume":"1","author":"kim","year":"2020","journal-title":"Semiconductor Engineering Journal"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990748"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1573-9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2019.00035"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL51352.2021.00040"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3057456"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2686446"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"key":"ref7","article-title":"BinaryNet: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2649548"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2942456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241347"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2018.01.010"},{"key":"ref5","first-page":"1","article-title":"CMOS technology after reaching the scale limit","author":"iwai","year":"2008","journal-title":"Proc Extended Abstr 8th Int Workshop Junction Technol (IWJT)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2019.00015"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10233917\/10167755.pdf?arnumber=10167755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T06:09:15Z","timestamp":1769494155000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10167755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3287274","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}