{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T06:13:39Z","timestamp":1760249619906,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3100902"],"award-info":[{"award-number":["2021YFB3100902"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072263"],"award-info":[{"award-number":["62072263"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC General Technology Fundamental Research Joint Fund","doi-asserted-by":"publisher","award":["U1836215"],"award-info":[{"award-number":["U1836215"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004147","name":"Tsinghua University Initiative Scientific Research Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004147","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhongguancun Laboratory"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcsi.2023.3298913","type":"journal-article","created":{"date-parts":[[2023,8,3]],"date-time":"2023-08-03T17:49:30Z","timestamp":1691084970000},"page":"5048-5059","source":"Crossref","is-referenced-by-count":7,"title":["PMU-Spill: A New Side Channel for Transient Execution Attacks"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4043-2119","authenticated-orcid":false,"given":"Pengfei","family":"Qiu","sequence":"first","affiliation":[{"name":"Key Laboratory of Trustworthy Distributed Computing and Service, Beijing University of Posts and Telecommunications (BUPT), Ministry of Education, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Gao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Trustworthy Distributed Computing and Service, Beijing University of Posts and Telecommunications (BUPT), Ministry of Education, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1834-4958","authenticated-orcid":false,"given":"Chang","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2573-963X","authenticated-orcid":false,"given":"Yongqiang","family":"Lyu","sequence":"additional","affiliation":[{"name":"Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5597-9306","authenticated-orcid":false,"given":"Xiaoyong","family":"Li","sequence":"additional","affiliation":[{"name":"Key Laboratory of Trustworthy Distributed Computing and Service, Beijing University of Posts and Telecommunications (BUPT), Ministry of Education, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunlu","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Trustworthy Distributed Computing and Service, Beijing University of Posts and Telecommunications (BUPT), Ministry of Education, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6759-8949","authenticated-orcid":false,"given":"Gang","family":"Qu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering and the Institute for Systems Research, University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST56390.2022.10022280"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/app10030984"},{"key":"ref4","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","volume-title":"Proc. USENIX Secur. Symp.","author":"Lipp"},{"key":"ref5","first-page":"991","article-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution","volume-title":"Proc. USENIX Secur. Symp.","author":"Van Bulck"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2920869"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2883966"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046671"},{"journal-title":"Cache Missing for Fun and Profit","year":"2005","author":"Percival","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0025-y"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"ref15","first-page":"675","article-title":"ScatterCache: Thwarting cache attacks via cache set randomization","volume-title":"Proc. USENIX Secur. Symp.","author":"Werner"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CyberC.2019.00019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"issue":"4","key":"ref20","first-page":"27","article-title":"Survey of cache side channel attacks on the AES encryption algorithm implementation","volume":"1","author":"Jadid","year":"2021","journal-title":"J. Inf. Commun. Technol. Policing (JICTP)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.23018"},{"key":"ref23","first-page":"955","article-title":"Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks","volume-title":"Proc. USENIX Secur. Symp.","author":"Gras"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-35869-3_8"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00041"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2819499"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005338"},{"issue":"1","key":"ref30","first-page":"15","article-title":"An overview of acoustic side-channel attack","volume":"3","author":"Deepa","year":"2013","journal-title":"Int. J. Comput. Sci. Commun. Netw."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173204"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00064"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref35","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","volume-title":"Proc. USENIX Secur. Symp.","author":"Yarom"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00020"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3065913.3065915"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_13"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104935"},{"key":"ref41","first-page":"1451","article-title":"Rage against the machine clear: A systematic analysis of machine clears and their implications for transient execution attacks","volume-title":"Proc. USENIX Secur. Symp.","author":"Ragab"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3359789.3359837"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2008.19"},{"volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual","year":"2015","key":"ref44"},{"key":"ref45","first-page":"1427","article-title":"Medusa: Microarchitectural data leakage via automated attack synthesis","volume-title":"Proc. USENIX Secur. Symp.","author":"Moghimi"},{"key":"ref46","first-page":"19","article-title":"One bit flips, one cloud flops: Cross-VM row hammer attacks and privilege escalation","volume-title":"Proc. USENIX Secur. Symp.","author":"Xiao"},{"issue":"86","key":"ref47","first-page":"1","article-title":"Intel SGX explained","volume":"2016","author":"Costan","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304062"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3024853"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006701"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137180"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712481"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10363413\/10207022.pdf?arnumber=10207022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:23:34Z","timestamp":1705026214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10207022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":53,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3298913","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}