{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:41Z","timestamp":1773247361781,"version":"3.50.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"research project","award":["CEIEC-2022-ZM02-0245"],"award-info":[{"award-number":["CEIEC-2022-ZM02-0245"]}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4500500"],"award-info":[{"award-number":["2022YFB4500500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62088102"],"award-info":[{"award-number":["62088102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100015401","name":"Key Research and Development Projects of Shaanxi Province","doi-asserted-by":"publisher","award":["2022ZDLGY01-08"],"award-info":[{"award-number":["2022ZDLGY01-08"]}],"id":[{"id":"10.13039\/501100015401","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fundamental Research Funds for Xi'an Jiaotong University","award":["xhj032021005-05"],"award-info":[{"award-number":["xhj032021005-05"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcsi.2023.3300657","type":"journal-article","created":{"date-parts":[[2023,8,15]],"date-time":"2023-08-15T17:48:55Z","timestamp":1692121735000},"page":"4478-4491","source":"Crossref","is-referenced-by-count":15,"title":["Optimizing FPGA-Based DNN Accelerator With Shared Exponential Floating-Point Format"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7001-2125","authenticated-orcid":false,"given":"Wenzhe","family":"Zhao","sequence":"first","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0326-2999","authenticated-orcid":false,"given":"Qiwei","family":"Dang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2520-3731","authenticated-orcid":false,"given":"Tian","family":"Xia","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Jingming","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1163-2014","authenticated-orcid":false,"given":"Pengju","family":"Ren","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Human-Machine Hybrid Augmented Intelligence, the National Engineering Research Center of Visual Information and Applications, Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University, Xi’an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref2","first-page":"1440","article-title":"Faster R-CNN: Towards real-time object detection with region proposal networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"28","author":"Ren"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1802.02611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2004.10934"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1809.00219"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2898711"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3131581"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936208"},{"key":"ref12","volume-title":"Zynq DPU Product Guide","year":"2020"},{"key":"ref13","first-page":"358","article-title":"Accelerate non-unit stride convolutions with Winograd algorithms","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Pan"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2019.00447"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-021-06053-z"},{"key":"ref16","first-page":"7197","article-title":"Up or down? Adaptive rounding for post-training quantization","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Nagel"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682791"},{"key":"ref18","first-page":"4900","article-title":"Hybrid 8-bit floating point (HFP8) training and inference for deep neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"32","author":"Sun"},{"key":"ref19","first-page":"10271","article-title":"Pushing the limits of narrow precision inferencing at cloud scale with Microsoft floating point","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Rouhani"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3227608"},{"key":"ref21","article-title":"Quantizing convolutional neural networks for low-power high-throughput inference engines","author":"Settle","year":"2018","journal-title":"arXiv:1805.07941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00063"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-20083-0_23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3188899"},{"key":"ref25","article-title":"All-you-can-fit 8-bit flexible floating-point format for accurate and memory-efficient inference of deep neural networks","author":"Huang","year":"2021","journal-title":"arXiv:2104.07329"},{"key":"ref26","volume-title":"Higher Performance Neural Networks With Small Floating Point"},{"key":"ref27","first-page":"1742","article-title":"Flexpoint: An adaptive numerical format for efficient training of deep neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"30","author":"K\u00f6ster"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3078541"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218684"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3179016"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824280"},{"key":"ref32","first-page":"20","volume-title":"8-bit dot-product acceleration","author":"Fu","year":"2017"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3474597"},{"key":"ref35","article-title":"Phoenix: A low-precision floating-point quantization oriented architecture for convolutional neural networks","author":"Wu","year":"2020","journal-title":"arXiv:2003.02628"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2913958"},{"key":"ref37","volume-title":"UltraScale ArchitectureDSP Slice","year":"2018"},{"key":"ref38","volume-title":"Alpha Blending Two Data Streams Using a DSP48 DDR Technique","author":"Tidwell","year":"2005"},{"key":"ref39","first-page":"20","volume-title":"Using Constraints","year":"2018"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-16078-3_36"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-59497-3_175"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IECBES.2018.8626714"},{"key":"ref43","first-page":"597","article-title":"Convergence analysis of two-layer neural networks with ReLU activation","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"30","author":"Li"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CCDC.2018.8407425"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207320"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2018.8693202"},{"key":"ref47","volume-title":"Implementation of a deep learning inference accelerator on the FPGA,","author":"Ramakrishnan","year":"2020"},{"key":"ref48","article-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2009"},{"key":"ref49","article-title":"The PASCAL visual object classes challenge 2007 (VOC2007) development kit","author":"Everingham","year":"2007"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3180553"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10296081\/10218392.pdf?arnumber=10218392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T19:25:36Z","timestamp":1709321136000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10218392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":50,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3300657","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}