{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T17:27:42Z","timestamp":1764350862831,"version":"3.37.3"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Grant-in-Aid for Scientific Research (S) from Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP19H05664"],"award-info":[{"award-number":["JP19H05664"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"name":"JST CREST, Japan","award":["JPMJCR19K5"],"award-info":[{"award-number":["JPMJCR19K5"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tcsi.2023.3300899","type":"journal-article","created":{"date-parts":[[2023,8,15]],"date-time":"2023-08-15T17:48:55Z","timestamp":1692121735000},"page":"3978-3991","source":"Crossref","is-referenced-by-count":16,"title":["Reliability Exploration of System-on-Chip With Multi-Bit-Width Accelerator for Multi-Precision Deep Neural Networks"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5519-3258","authenticated-orcid":false,"given":"Quan","family":"Cheng","sequence":"first","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7794-3985","authenticated-orcid":false,"given":"Mingqiang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0693-3904","authenticated-orcid":false,"given":"Changhai","family":"Man","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ao","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0907-6920","authenticated-orcid":false,"given":"Liuyao","family":"Dai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California at Merced, Merced, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0377-2108","authenticated-orcid":false,"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3193031"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00495"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0134-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00116"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966166"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SEC50012.2020.00025"},{"key":"ref19","article-title":"ProxylessNAS: Direct neural architecture search on target task and hardware","author":"cai","year":"2018","journal-title":"arXiv 1812 00332"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942147"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2023.3262448"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3086686"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS56730.2022.9897448"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2858773"},{"article-title":"High intensity fast neutron beam facility at CYRIC","year":"2014","author":"sekine","key":"ref48"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.3390\/acoustics4030033"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344080"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9081185"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3097981"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884460"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3214170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2019.8851966"},{"key":"ref3","article-title":"Learning time\/memory-efficient deep architectures with budgeted super networks","author":"veniat","year":"2017","journal-title":"arXiv 1706 00046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317742"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3068835"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/32.666826"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.01.002"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LATS53581.2021.9651874"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ITNEC48623.2020.9084951"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/12.895848"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850649"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/ip-f-1.1984.0096"},{"key":"ref2","article-title":"Single path one-shot neural architecture search with uniform sampling","author":"guo","year":"2019","journal-title":"arXiv 1904 00420"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2808319"},{"key":"ref39","first-page":"1","article-title":"On the analysis of real-time operating system reliability in embedded systems","author":"mamone","year":"2020","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst (DFT)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LADC53747.2021.9672584"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375361"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950386"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00036"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2977583"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2983662"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3050707"},{"key":"ref28","article-title":"Systolic arrays for VLSI sparse matrix proc","author":"kung","year":"1978","journal-title":"Proc Sparse Matrix Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10268488\/10220121.pdf?arnumber=10220121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T18:40:25Z","timestamp":1698086425000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10220121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":51,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3300899","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}