{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T18:00:20Z","timestamp":1777658420084,"version":"3.51.4"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4400900"],"award-info":[{"award-number":["2022YFB4400900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National NSF of China","doi-asserted-by":"publisher","award":["62141411"],"award-info":[{"award-number":["62141411"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National NSF of China","doi-asserted-by":"publisher","award":["62004096"],"award-info":[{"award-number":["62004096"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National NSF of China","doi-asserted-by":"publisher","award":["62004097"],"award-info":[{"award-number":["62004097"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcsi.2023.3301814","type":"journal-article","created":{"date-parts":[[2023,8,10]],"date-time":"2023-08-10T17:54:11Z","timestamp":1691690051000},"page":"4357-4368","source":"Crossref","is-referenced-by-count":25,"title":["SSM-CIM: An Efficient CIM Macro Featuring <u>S<\/u>ingle-<u>S<\/u>tep <u>M<\/u>ulti-bit MAC Computation for CNN Edge Inference"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-7827-7849","authenticated-orcid":false,"given":"Heng","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4604-9587","authenticated-orcid":false,"given":"Sunan","family":"He","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8662-3467","authenticated-orcid":false,"given":"Xin","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"given":"Xinjie","family":"Guo","sequence":"additional","affiliation":[{"name":"Beijing Zhicun (Witmem) Technology Company Ltd., Beijing, China"}]},{"given":"Shaodi","family":"Wang","sequence":"additional","affiliation":[{"name":"Beijing Zhicun (Witmem) Technology Company Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5316-619X","authenticated-orcid":false,"given":"Yuan","family":"Du","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2687-6978","authenticated-orcid":false,"given":"Li","family":"Du","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3235210"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3206416"},{"key":"ref14","first-page":"178","article-title":"A 22 nm 4 Mb STT-MRAM data-encrypted near-memory computation macro with a 192 GB\/s read-and-decryption bandwidth and 25.1-055.1 TOPS\/W 8 b MAC for AI operations","author":"chiu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502505"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3246562"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108344"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3208755"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref39","first-page":"3393","article-title":"A 3&#x2013;8 bit reconfigurable hybrid ADC architecture with successive-approximation and single-slope stages for computing in memory","author":"fan","year":"2022","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref38","first-page":"248c","article-title":"A ternary based bit scalable, 8.80 TOPS\/W CNN accelerator with many-core processing-in-memory architecture with 896K synapses\/mm2","author":"okumura","year":"2019","journal-title":"Proc Symp VLSI Technol"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3266269"},{"key":"ref23","first-page":"252","article-title":"An 89 TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications","volume":"64","author":"chih","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3185135"},{"key":"ref26","first-page":"266","article-title":"DIMC: 2219 TOPS\/W 2569F2\/b digital in-memory computing macro in 28 nm based on approximate arithmetic hardware","volume":"65","author":"wang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"132","article-title":"A 4 nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous MAC and weight update","author":"mori","year":"2023","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3232648"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537824"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3199077"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2934831"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401409"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211117"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2735490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref3","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10296081\/10214415.pdf?arnumber=10214415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,13]],"date-time":"2023-11-13T19:46:16Z","timestamp":1699904776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10214415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":47,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3301814","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}