{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:34:48Z","timestamp":1775745288831,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Advantest as part of the Graduate School \u201cIntelligent Methods for Test and Reliability\u201d (GS-IMTR), University of Stuttgart"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcsi.2023.3315293","type":"journal-article","created":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T17:58:48Z","timestamp":1695751128000},"page":"5366-5379","source":"Crossref","is-referenced-by-count":11,"title":["Transistor Self-Heating-Aware Synthesis for Reliable Digital Circuit Designs"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0148-0523","authenticated-orcid":false,"given":"Florian","family":"Klemme","sequence":"first","affiliation":[{"name":"Semiconductor Test and Reliability (STAR), Faculty of Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Semiconductor Test and Reliability (STAR), Faculty of Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2911085"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860642"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137162"},{"key":"ref5","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Log. Synth. (IWLS)","author":"Amar\u00fa P.-E. Gaillardon"},{"key":"ref6","volume-title":"The Rocket Chip Generator","author":"Asanovic","year":"2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2674658"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2801301"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854405"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2959700"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697786"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3057900"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568344"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313862"},{"key":"ref15","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 \u03bcm2 SRAM cell size","volume-title":"IEDM Tech. Dig.","author":"Natarajan"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001394"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10363413\/10264118.pdf?arnumber=10264118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:47:16Z","timestamp":1705027636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10264118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":18,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3315293","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}