{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:08:46Z","timestamp":1769911726376,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934002"],"award-info":[{"award-number":["61934002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62234008"],"award-info":[{"award-number":["62234008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcsi.2023.3318399","type":"journal-article","created":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T18:16:00Z","timestamp":1696270560000},"page":"5242-5253","source":"Crossref","is-referenced-by-count":1,"title":["Dominant-Node Theory and Monitoring-Rescue Method for Eliminating Undesired Operating Points in the Self-Biased Reference Generators"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-2924-1696","authenticated-orcid":false,"given":"Baijie","family":"Zhang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Jiawei","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0314-0178","authenticated-orcid":false,"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2374832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572137"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2019.2959067"},{"key":"ref4","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527484"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2018.2846808"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927240"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1980.11617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2014.7045837"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2013.6572425"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865120"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2693208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818794"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865122"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169323"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937680"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2017.2654441"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2754644"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10363413\/10268643.pdf?arnumber=10268643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T01:17:57Z","timestamp":1705022277000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":18,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3318399","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}