{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:25:38Z","timestamp":1784301938211,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0034\/2021\/A1"],"award-info":[{"award-number":["0034\/2021\/A1"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006469","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0148\/2020\/A3"],"award-info":[{"award-number":["0148\/2020\/A3"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006469","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["SKL-AMSV(UM)-2023-2025"],"award-info":[{"award-number":["SKL-AMSV(UM)-2023-2025"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104269"],"award-info":[{"award-number":["62104269"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"University of Macau","doi-asserted-by":"publisher","award":["MYRG2022-00249-IME"],"award-info":[{"award-number":["MYRG2022-00249-IME"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"University of Macau","doi-asserted-by":"publisher","award":["MYRG-GRG2023-00147-IME"],"award-info":[{"award-number":["MYRG-GRG2023-00147-IME"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcsi.2023.3320745","type":"journal-article","created":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T17:55:17Z","timestamp":1697133317000},"page":"5482-5495","source":"Crossref","is-referenced-by-count":18,"title":["A 10.5 W, 93% Efficient Dual-Path Hybrid (DPH)-Based DC\u2013DC Converter Incorporating a Continuous-Current-Input Switched-Capacitor Stage and Enhanced <i>I<sub>L<\/sub>\n                  <\/i> Reduction for 12 V\/24 V Inputs"],"prefix":"10.1109","volume":"70","author":[{"given":"Qiaobo","family":"Ma","sequence":"first","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiongjie","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8140-3684","authenticated-orcid":false,"given":"Anyang","family":"Zhao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huihua","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2577-4259","authenticated-orcid":false,"given":"Yang","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2799-1129","authenticated-orcid":false,"given":"Man-Kay","family":"Law","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0289-7790","authenticated-orcid":false,"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[{"name":"Institute of Industrial Science, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, IME, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105358"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3053457"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3068564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3104328"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2021.3058207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2556098"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.927218"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2021.3084218"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870325"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2793163"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/APEC39645.2020.9124077"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401442"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036394"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2882526"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/APEC42165.2021.9487174"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213835"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492478"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067316"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191325"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2954109"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2916611"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277986"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206323"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530902"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091322"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3182145"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3197356"},{"key":"ref30","volume-title":"36-V, 1-A, 2-A, and 3-A Ultra-Small Synchronous Step-Down Converter With Integrated VIN Bypass and CBOOT Capacitors","year":"2022"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10363413\/10284042.pdf?arnumber=10284042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T01:49:08Z","timestamp":1705024148000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10284042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3320745","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}