{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:06:10Z","timestamp":1778256370977,"version":"3.51.4"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Federal Ministry of Education and Research (BMBF), Germany, through the Neuro-Inspired Technology of Artificial Intelligence for Future Electronics (NEUROTEC) Project","award":["16ES1134"],"award-info":[{"award-number":["16ES1134"]}]},{"name":"NEUROTEC II Project","award":["16ME0399"],"award-info":[{"award-number":["16ME0399"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/tcsi.2023.3323205","type":"journal-article","created":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T18:18:59Z","timestamp":1699035539000},"page":"287-298","source":"Crossref","is-referenced-by-count":12,"title":["An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0380-8585","authenticated-orcid":false,"given":"Jie","family":"Lou","sequence":"first","affiliation":[{"name":"Chair of Integrated Digital Systems and Circuit Design, RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3025-8910","authenticated-orcid":false,"given":"Florian","family":"Freye","sequence":"additional","affiliation":[{"name":"Chair of Integrated Digital Systems and Circuit Design, RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7107-3782","authenticated-orcid":false,"given":"Christian","family":"Lanius","sequence":"additional","affiliation":[{"name":"Chair of Integrated Digital Systems and Circuit Design, RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1583-3411","authenticated-orcid":false,"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"Chair of Integrated Digital Systems and Circuit Design, RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Krizhevsky"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Hubara"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3066520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3012576"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED54688.2022.9806215"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911382"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590220"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3217098"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3083275"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2914361"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3225243"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883394"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939888"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244608"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref25","article-title":"Benchmarking and modeling of analog and digital SRAM in-memory computing architectures","author":"Houshmand","year":"2023","journal-title":"arXiv:2305.18335"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3232648"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3208755"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"ref40","first-page":"448","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","volume-title":"Proc. 32nd Int. Conf. Mach. Learn. (ICML)","author":"Ioffe"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS50809.2020.9301692"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"ref43","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICMLA51294.2020.00024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197516"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473973"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3139047"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10391078\/10308418.pdf?arnumber=10308418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T01:22:33Z","timestamp":1705540953000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10308418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":47,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3323205","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}