{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T08:05:35Z","timestamp":1761897935069,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4400604"],"award-info":[{"award-number":["2022YFB4400604"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/tcsi.2023.3327965","type":"journal-article","created":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T18:18:59Z","timestamp":1699035539000},"page":"306-319","source":"Crossref","is-referenced-by-count":3,"title":["NASA-F: FPGA-Oriented Search and Acceleration for Multiplication-Reduced Hybrid Networks"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7845-0154","authenticated-orcid":false,"given":"Huihong","family":"Shi","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8492-2611","authenticated-orcid":false,"given":"Yang","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"given":"Yuefei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"given":"Wendong","family":"Mao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Sun Yat-sen University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7227-4786","authenticated-orcid":false,"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00154"},{"key":"ref5","article-title":"Kernel based progressive distillation for adder neural networks","author":"Xu","year":"2020","journal-title":"arXiv:2009.13044"},{"key":"ref6","article-title":"DeepShift: Towards multiplication-less neural networks","author":"Elhoushi","year":"2019","journal-title":"arXiv:1905.13298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00951"},{"key":"ref8","article-title":"ShiftAddNet: A hardware-inspired deep network","author":"You","year":"2020","journal-title":"arXiv:2010.12785"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3256700"},{"key":"ref10","article-title":"DARTS: Differentiable architecture search","author":"Liu","year":"2018","journal-title":"arXiv:1806.09055"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58571-6_41"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00635"},{"key":"ref14","first-page":"10760","article-title":"AlphaNet: Improved training of SuperNet with alpha-divergence","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Wang"},{"key":"ref15","first-page":"1","article-title":"NASA: Neural architecture search and acceleration for hardware inspired hybrid networks","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Shi"},{"key":"ref16","article-title":"Once-for-all: Train one network and specialize it for efficient deployment","author":"Cai","year":"2019","journal-title":"arXiv:1908.09791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"ref19","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","author":"Courbariaux","year":"2016","journal-title":"arXiv:1602.02830"},{"key":"ref20","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Advances in Neural Information Processing Systems","volume":"29","author":"Hubara","year":"2016"},{"key":"ref21","first-page":"19899","article-title":"Adder attention for vision transformer","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Shu"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00907"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33014780"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00189"},{"key":"ref25","article-title":"AdderNet and its minimalist hardware design for energy-efficient artificial intelligence","author":"Wang","year":"2021","journal-title":"arXiv:2101.10015"},{"key":"ref26","first-page":"1","article-title":"WSQ-AdderNet: Efficient weight standardization based quantized AdderNet FPGA accelerator design with high-density INT8 DSP-LUT co-packing optimization","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Zhang"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00027"},{"key":"ref28","first-page":"22739","article-title":"Redistribution of weights and activations for AdderNet quantization","volume-title":"Proc. IEEE\/CVF Conf. Comput. Vis. Pattern Recognit. (CVPR)","author":"Nie"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58555-6_8"},{"volume-title":"Divergence measures and message passing","year":"2005","author":"Minka","key":"ref32"},{"key":"ref33","article-title":"Machine learning\u2014A probabilistic perspective","volume-title":"Adaptive Computation and Machine Learning Series","author":"Murphy","year":"2012"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3000519"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00016"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"volume-title":"WP486: Deep Learning With INT8 Optimization on Xilinx Devices","year":"2017","key":"ref37"},{"volume-title":"UG597: Ultrascale Architecture DSP Slice User Guide","year":"2021","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00027"},{"key":"ref40","article-title":"Adam: A method for stochastic optimization","author":"Kingma","year":"2014","journal-title":"arXiv:1412.6980"},{"volume-title":"Vivado High-Level Synthesis","year":"2014","key":"ref41"},{"key":"ref42","first-page":"5145","article-title":"Scalable methods for 8-bit training of neural networks","volume-title":"Proc. NeurIPS","author":"Banner"},{"key":"ref43","article-title":"ShiftAddViT: Mixture of multiplication primitives towards efficient vision transformer","author":"You","year":"2023","journal-title":"arXiv:2306.06446"},{"key":"ref44","article-title":"DNA: Differentiable network-accelerator co-search","author":"Zhang","year":"2020","journal-title":"arXiv:2010.14778"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586250"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10391078\/10308526.pdf?arnumber=10308526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T01:50:12Z","timestamp":1705542612000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10308526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3327965","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}