{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T08:15:45Z","timestamp":1776413745893,"version":"3.51.2"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["111-2622-8-A49-018-SB"],"award-info":[{"award-number":["111-2622-8-A49-018-SB"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["110-2221-E-A49-148-MY3"],"award-info":[{"award-number":["110-2221-E-A49-148-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["110-2218-E-A49-015-MBK"],"award-info":[{"award-number":["110-2218-E-A49-015-MBK"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tcsi.2023.3337283","type":"journal-article","created":{"date-parts":[[2023,12,13]],"date-time":"2023-12-13T20:06:28Z","timestamp":1702497988000},"page":"1417-1428","source":"Crossref","is-referenced-by-count":2,"title":["ASC: Adaptive Scale Feature Map Compression for Deep Neural Network"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-6884-8827","authenticated-orcid":false,"given":"Yuan","family":"Yao","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0561-8745","authenticated-orcid":false,"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950093"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3213847"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937412"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2864321"},{"key":"ref5","article-title":"Wavelet feature maps compression for image-to-image CNNs","author":"Finder","year":"2022","journal-title":"arXiv:2205.12268"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3120312"},{"key":"ref7","volume-title":"System and method for fixed-rate block-based image compression with inferred pixel values","author":"Iourcha","year":"1999"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1201\/b15981"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref10","volume-title":"Pytorch Image Models","author":"Wightman","year":"2019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-014-0733-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1802.02611"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.151"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.150"},{"key":"ref15","volume-title":"DDR5 SDRAM","year":"2023"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10449955\/10359112.pdf?arnumber=10359112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T19:15:16Z","timestamp":1734722116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10359112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3337283","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}