{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:44:10Z","timestamp":1770284650997,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council, Taiwan","award":["110-2221-E-006-164-MY3"],"award-info":[{"award-number":["110-2221-E-006-164-MY3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tcsi.2023.3342929","type":"journal-article","created":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T20:04:29Z","timestamp":1703793869000},"page":"717-730","source":"Crossref","is-referenced-by-count":5,"title":["A Low-Cost Pipelined Architecture Based on a Hybrid Sorting Algorithm"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3935-7261","authenticated-orcid":false,"given":"You-Rong","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chia","family":"Ho","sequence":"additional","affiliation":[{"name":"MediaTek Inc., Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4785-6784","authenticated-orcid":false,"given":"Wei-Ting","family":"Chen","sequence":"additional","affiliation":[{"name":"MediaTek Inc., Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5104-6055","authenticated-orcid":false,"given":"Pei-Yin","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2250307"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2013.2284133"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893621"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090367"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2624304"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142511"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336211"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339592"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1987.1157107"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410898"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2014.2350333"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530093"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2854150"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689068"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2938892"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3131554"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207689"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.108"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672966"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2661746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048955"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.19"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00038"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00020"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786128"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10416295\/10375823.pdf?arnumber=10375823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T13:19:32Z","timestamp":1706793572000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10375823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3342929","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}