{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:17:00Z","timestamp":1777655820462,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601304"],"award-info":[{"award-number":["2021YFB3601304"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601300"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62001019"],"award-info":[{"award-number":["62001019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Laboratory Open Fund of Beijing Smart-Chip Microelectronics Technology Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100016073","name":"Key Research and Development Program of Anhui Province","doi-asserted-by":"publisher","award":["2022a05020018"],"award-info":[{"award-number":["2022a05020018"]}],"id":[{"id":"10.13039\/100016073","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002358","name":"Joint Laboratory Fund of Beihang University and SynSense","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcsi.2024.3350664","type":"journal-article","created":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T18:38:28Z","timestamp":1705516708000},"page":"1719-1732","source":"Crossref","is-referenced-by-count":20,"title":["RDCIM: RISC-V Supported Full-Digital Computing-in-Memory Processor With High Energy Efficiency and Low Area Overhead"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2949-3577","authenticated-orcid":false,"given":"Wente","family":"Yi","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kefan","family":"Mo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3669-3402","authenticated-orcid":false,"given":"Wenjia","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yitong","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yejun","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zihan","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5551-4242","authenticated-orcid":false,"given":"Bojun","family":"Cheng","sequence":"additional","affiliation":[{"name":"Microelectronics Thrust, Function Hub, The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9524-7617","authenticated-orcid":false,"given":"Biao","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01270-0_39"},{"key":"ref2","article-title":"An analysis of deep neural network models for practical applications","author":"Canziani","year":"2016","journal-title":"arXiv:1605.07678"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682750"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"issue":"2","key":"ref11","first-page":"73","article-title":"Overview of edge intelligent computing-in-memory chips","volume":"1","author":"Guo","year":"2019","journal-title":"Micro\/Nano Electron. Intell. Manuf."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199440"},{"key":"ref13","article-title":"End-to-end DNN inference on a massively parallel analog in memory computing architecture","author":"Bruschi","year":"2022","journal-title":"arXiv:2211.12877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731657"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3198413"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213542"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067285"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3224363"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3266651"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102787"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3138057"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3194918"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211290"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530398"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3174411"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10484988\/10403109.pdf?arnumber=10403109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T05:25:13Z","timestamp":1725081913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10403109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3350664","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}