{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T06:35:29Z","timestamp":1783060529077,"version":"3.54.6"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Joint Funds of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U20A20204"],"award-info":[{"award-number":["U20A20204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcsi.2024.3353464","type":"journal-article","created":{"date-parts":[[2024,1,26]],"date-time":"2024-01-26T19:07:45Z","timestamp":1706296065000},"page":"1706-1718","source":"Crossref","is-referenced-by-count":19,"title":["A 16.38TOPS and 4.55POPS\/W SRAM Computing-in-Memory Macro for Signed Operands Computation and Batch Normalization Implementation"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1438-2348","authenticated-orcid":false,"given":"Xin","family":"Qiao","sequence":"first","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingyu","family":"Guo","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2181-9042","authenticated-orcid":false,"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6296-1905","authenticated-orcid":false,"given":"Jiahao","family":"Song","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renjie","family":"Wei","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4951-4286","authenticated-orcid":false,"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MoE), MPW Center, School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3080042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2019.2928043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365788"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366045"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365989"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005783"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058510"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2854759"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3083275"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772821"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830276"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731754"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830438"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/cicc48029.2020.9075883"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310401"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2016.7573556"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2952773"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830322"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.2992886"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3056447"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310397"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772826"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3266269"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3244338"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3241385"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10484988\/10415281.pdf?arnumber=10415281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T19:56:30Z","timestamp":1734551790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10415281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3353464","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}