{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:45Z","timestamp":1773247365547,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DRAM PIM Design Base Technology Development","award":["2022-0-01172"],"award-info":[{"award-number":["2022-0-01172"]}]},{"name":"Development of Memory Module and Memory Compiler for Non-Volatile PIM through the Institute of Information and Communications Technology Planning and Evaluation"},{"DOI":"10.13039\/501100003621","name":"Korea Government","doi-asserted-by":"publisher","award":["RS-2023-00222085"],"award-info":[{"award-number":["RS-2023-00222085"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcsi.2024.3356582","type":"journal-article","created":{"date-parts":[[2024,2,23]],"date-time":"2024-02-23T19:21:54Z","timestamp":1708716114000},"page":"2045-2056","source":"Crossref","is-referenced-by-count":13,"title":["MA-Opt: Reinforcement Learning-Based Analog Circuit Optimization Using Multi-Actors"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4856-182X","authenticated-orcid":false,"given":"Youngchang","family":"Choi","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Pohang University of Science and Technology, Pohang, South Korea"}]},{"given":"Sejin","family":"Park","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Pohang University of Science and Technology, Pohang, South Korea"}]},{"given":"Minjeong","family":"Choi","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Pohang University of Science and Technology, Pohang, South Korea"}]},{"given":"Kyongsu","family":"Lee","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Pohang University of Science and Technology, Pohang, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3015-1806","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Pohang University of Science and Technology, Pohang, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015098112015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref3","first-page":"1","article-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization","volume-title":"Proc. 51st ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Wang"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643445"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586236"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052985"},{"key":"ref8","first-page":"1","article-title":"Transfer learning with Bayesian optimization-aided sampling for efficient AMS circuit modeling","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Liu"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351431"},{"key":"ref10","first-page":"3306","article-title":"Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design","volume-title":"Proc. 35th Int. Conf. Mach. Learn. (ICML)","author":"Lyu"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465872"},{"key":"ref12","first-page":"1","article-title":"An efficient multi-fidelity Bayesian optimization approach for analog circuit synthesis","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Zhang"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474253"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3221694"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3081405"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586172"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3172408"},{"key":"ref18","first-page":"1","article-title":"Continuous control with deep reinforcement learning","volume-title":"Proc. 33th Int. Conf. Learn. Represent. (ICLR)","author":"Lillicrap"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586189"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531156"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900079"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120547"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247739"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586139"},{"key":"ref27","first-page":"1008","article-title":"Actor-critic algorithms","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Konda"},{"key":"ref28","volume-title":"Bayesmark","author":"Turner","year":"2020"},{"key":"ref29","article-title":"Massively parallel methods for deep reinforcement learning","author":"Nair","year":"2015","journal-title":"arXiv:1507.04296"},{"key":"ref30","first-page":"1928","article-title":"Asynchronous methods for deep reinforcement learning","volume-title":"Proc. 33th Int. Conf. Mach. Learn. (ICML)","author":"Mnih"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136894"},{"key":"ref32","first-page":"1","article-title":"Practical Bayesian optimization of machine learning algorithms","volume-title":"Proc. Neural Inf. Process. Syst. (NIPS)","author":"Snoek"},{"key":"ref33","volume-title":"Stable Baseline3","author":"Hill","year":"2023"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10510354\/10443951.pdf?arnumber=10443951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T19:15:39Z","timestamp":1734722139000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10443951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3356582","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}