{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:57:37Z","timestamp":1777658257427,"version":"3.51.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601303"],"award-info":[{"award-number":["2021YFB3601303"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601304"],"award-info":[{"award-number":["2021YFB3601304"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601300"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171013"],"award-info":[{"award-number":["62171013"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcsi.2024.3361470","type":"journal-article","created":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T19:15:23Z","timestamp":1708024523000},"page":"1651-1664","source":"Crossref","is-referenced-by-count":16,"title":["Variation Aware Evaluation Approach and Design Methodology for SOT-MRAM"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-7648","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"first","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixing","family":"Li","sequence":"additional","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-9802","authenticated-orcid":false,"given":"Zhongkui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"10.3.1","article-title":"25 nm iPMA-type hexa-MTJ with solder reflow capability and endurance >; 107 for eFlash-type MRAM","volume-title":"IEDM Tech. Dig.","author":"Honjo"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039800"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA51926.2021.9440096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830149"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117643"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2019.8776537"},{"key":"ref13","first-page":"1","article-title":"First demonstration of interface-enhanced SAF enabling 400\u00b0C-robust 42 nm p-SOT-MTJ cells with STT-assisted field-free switching and composite channels","volume-title":"Proc. Symp. VLSI Technol.","author":"Tsou"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0131-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/44\/12\/122501"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377721"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830307"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2017.2693963"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067837"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327337"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020137"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3148123"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050918"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.4798288"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2041330"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980073"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1063\/1.1739271"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764459"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IWAPS57146.2022.9972248"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487710"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371979"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10070792"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2999270"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3236382"},{"key":"ref45","first-page":"24.5.1","article-title":"High-density SOT-MRAM technology and design specifications for the embedded domain at 5 nm node","volume-title":"IEDM Tech. Dig.","author":"Gupta"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10484988\/10437994.pdf?arnumber=10437994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T19:04:59Z","timestamp":1712084699000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10437994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3361470","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}