{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:58:01Z","timestamp":1781884681541,"version":"3.54.5"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"PRISM and CHIMES"},{"DOI":"10.13039\/100000185","name":"Semiconductor Research Corporation (SRC)\/Defense Advanced Research Projects Agency (DARPA) Joint University Microelectronics Program (JUMP) 2.0 Centers","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcsi.2024.3362822","type":"journal-article","created":{"date-parts":[[2024,2,21]],"date-time":"2024-02-21T19:03:23Z","timestamp":1708542203000},"page":"1733-1744","source":"Crossref","is-referenced-by-count":35,"title":["NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6092-6436","authenticated-orcid":false,"given":"Junmo","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4415-0866","authenticated-orcid":false,"given":"Anni","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8288-393X","authenticated-orcid":false,"given":"Wantong","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072200"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3451212"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662395"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830438"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/aicas51828.2021.9458501"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref11","article-title":"Standard-cell design architecture options below 5 nm node: The ultimate scaling of FinFET and nanosheet","volume":"10962","author":"Sherazi","year":"2019","journal-title":"Proc. SPIE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830423"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019538"},{"key":"ref14","volume-title":"IRDS 2016\u20132022 Reports","year":"2024"},{"key":"ref15","volume-title":"Samsung 14 nm FinFET","year":"2023"},{"key":"ref16","volume-title":"14 nm Lithography Process","year":"2024"},{"key":"ref17","volume-title":"10 nm Lithography Process","year":"2024"},{"key":"ref18","volume-title":"7 nm Lithography Process","year":"2024"},{"key":"ref19","volume-title":"TSMC 7 nm HD and HP Cells, 2nd Gen 7 nm, and The Snapdragon 855 DTCO","author":"Schor","year":"2024"},{"key":"ref20","volume-title":"VLSI 2018: Samsung\u2019s 8 nm 8LPP, a 10 nm Extension","author":"Schor","year":"2018"},{"key":"ref21","volume-title":"TSMC 5 nm vs. Intel 10 nm vs. GloFo 7 nm","author":"Sharma","year":"2024"},{"key":"ref22","volume-title":"Samsung\u2019s 14 nm LPE FinFET Transistors","author":"Gibb","year":"2024"},{"key":"ref23","volume-title":"Huawei, Apple Use TSMC But Their 7 nm SoCs Are Different","author":"Huang","year":"2024"},{"key":"ref24","volume-title":"Comparing SMIC 7 nm vs TSMC 7 nm","year":"2022"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/essderc.2014.6948768"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838497"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/12.2548573"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3190080"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268441"},{"key":"ref32","article-title":"Ferroelectrics for energy-efficient electronics","volume-title":"Adv. Funct. Mater.","volume":"32","author":"Hoffmann"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3017756"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3195506"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223646"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/16.992867"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223712"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"ref39","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2003"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268314"},{"key":"ref43","first-page":"2.6.1","article-title":"A 7 nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027 \u03bcm2 high density 6-T SRAM cell for mobile SoC applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176990"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3111857"},{"key":"ref47","first-page":"1","article-title":"XOR-CIM: Compute-in-memory SRAM architecture with embedded XOR encryption","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Huang"},{"key":"ref48","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791442"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067736"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193354"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365769"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731659"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121243"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10484988\/10443264.pdf?arnumber=10443264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T15:14:50Z","timestamp":1711984490000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10443264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":57,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3362822","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}