{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:05:58Z","timestamp":1773155158993,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcsi.2024.3374668","type":"journal-article","created":{"date-parts":[[2024,3,20]],"date-time":"2024-03-20T18:38:45Z","timestamp":1710959925000},"page":"3016-3028","source":"Crossref","is-referenced-by-count":6,"title":["A Fully Integrated 1 GHz 8A I<sub>max<\/sub> Step-Down and Step-Up Switched Capacitor Voltage Regulator in 3 nm FinFET Technology Featuring Auto Mode Transition"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-5260-1353","authenticated-orcid":false,"given":"Arvind","family":"Raghavan","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3712-9345","authenticated-orcid":false,"given":"Keng","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5645-6231","authenticated-orcid":false,"given":"Huanhuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Sivaraman","family":"Masilamani","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Tamir","family":"Salus","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Israel"}]},{"given":"Rachid","family":"Rayess","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Gayathri Devi","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Aruna","family":"Payala","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Jianrong","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Israel"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193712"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2192136"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036394"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3055742"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3297605"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2972904"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067583"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3139708"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3048481"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3168307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/b100747"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2733539"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2507361"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866929"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2935556"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2478850"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2951799"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2914336"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-38735-8"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10575936\/10477169.pdf?arnumber=10477169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T05:22:55Z","timestamp":1719638575000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10477169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3374668","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}