{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:23:46Z","timestamp":1765355026860,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft (DFG) under the Cross(X)-Layer Runtime Reconfigurable Approximate Architecture","doi-asserted-by":"publisher","award":["380524764"],"award-info":[{"award-number":["380524764"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tcsi.2024.3385333","type":"journal-article","created":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T17:44:05Z","timestamp":1713375845000},"page":"2646-2659","source":"Crossref","is-referenced-by-count":4,"title":["<i>AxOCS<\/i>: Scaling FPGA-Based Approximate Operators Using Configuration Supersampling"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2243-5350","authenticated-orcid":false,"given":"Siva Satyendra","family":"Sahoo","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9774-9522","authenticated-orcid":false,"given":"Salim","family":"Ullah","sequence":"additional","affiliation":[{"name":"Chair of Embedded Systems, Ruhr University Bochum, Bochum, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2662-3835","authenticated-orcid":false,"given":"Soumyo","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (ITET), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair of Embedded Systems, Ruhr University Bochum, Bochum, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586260"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3056337"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3032495"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586232"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00054"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"volume-title":"Xilinx UltraScale Architecture DSP Slice User Guide","year":"2021","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218533"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465845"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3513262"},{"key":"ref14","first-page":"1","article-title":"AutoAx: An automatic design space exploration and circuit building methodology utilizing libraries of approximate components","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Mrazek"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335696"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1113"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-21294-9_1"},{"volume-title":"BFloat16: the secret to high performance on cloud TPUs","year":"2019","author":"Wang","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3098730"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342140"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2148970"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988404"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref26","first-page":"402","article-title":"SyFAxO-GeN: Synthesizing FPGA-based approximate operators with generative networks","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Ranjan"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465781"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590222"},{"volume-title":"MLJAR: State-of-the-Art Automated Machine Learning Framework for Tabular Data. Version 0.10.3","year":"2021","author":"P\u0142o\u0144ska","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.1985.325532"},{"key":"ref34","first-page":"2171","article-title":"DEAP: Evolutionary algorithms made easy","volume":"13","author":"Fortin","year":"2012","journal-title":"J. Mach. Learn. Res."},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.21105\/joss.02338"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10541300\/10504662.pdf?arnumber=10504662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T05:02:18Z","timestamp":1717045338000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10504662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":36,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3385333","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}