{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:36:05Z","timestamp":1785422165732,"version":"3.56.0"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) within the Project PLiM","doi-asserted-by":"publisher","award":["DR 287\/35-1"],"award-info":[{"award-number":["DR 287\/35-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) within the Project PLiM","doi-asserted-by":"publisher","award":["DR 287\/35-2"],"award-info":[{"award-number":["DR 287\/35-2"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcsi.2024.3388256","type":"journal-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T17:47:56Z","timestamp":1713808076000},"page":"3282-3293","source":"Crossref","is-referenced-by-count":11,"title":["<i>cecApprox:<\/i> Enabling Automated Combinational Equivalence Checking for Approximate Circuits"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7237-5878","authenticated-orcid":false,"given":"Chandan Kumar","family":"Jha","sequence":"first","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3586-8590","authenticated-orcid":false,"given":"Muhammad","family":"Hassan","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3081623"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3014430"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3020792"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744904"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2020.2999613"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2910137"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3268275"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2900160"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858345"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572395"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593118"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3252483"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3346289"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102084"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2958605"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00107"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715138"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714977"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3197229"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/AQTR55203.2022.9801944"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012194"},{"key":"ref31","volume-title":"Digital Integrated Circuits","volume":"2","author":"Rabaey","year":"2002"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3610291"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824974"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069045"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3306071"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-94705-7_4"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3054603"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131557"},{"key":"ref42","first-page":"97","article-title":"Yosys\u2014A free Verilog synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectron. (Austrochip)","author":"Wolf"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320087"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DSA.2017.10"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTW.2009.37"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10575936\/10506204.pdf?arnumber=10506204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T05:12:52Z","timestamp":1719637972000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10506204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":46,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3388256","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}