{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:07:49Z","timestamp":1777651669186,"version":"3.51.4"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcsi.2024.3410518","type":"journal-article","created":{"date-parts":[[2024,6,18]],"date-time":"2024-06-18T18:18:00Z","timestamp":1718734680000},"page":"6495-6506","source":"Crossref","is-referenced-by-count":8,"title":["Future Design Direction for SRAM Data Array: Hierarchical Subarray With Active Interconnect"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2305-4258","authenticated-orcid":false,"given":"Hsiao-Hsuan","family":"Liu","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1883-5087","authenticated-orcid":false,"given":"Carlo","family":"Gilardi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6483-8430","authenticated-orcid":false,"given":"Shairfe M.","family":"Salahuddin","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0926-2838","authenticated-orcid":false,"given":"Zhenlin","family":"Pei","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Schuddinck","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0091-6935","authenticated-orcid":false,"given":"Yang","family":"Xiang","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4579-0571","authenticated-orcid":false,"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5376-2119","authenticated-orcid":false,"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5772-5406","authenticated-orcid":false,"given":"Marie Garcia","family":"Bardon","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9161-1728","authenticated-orcid":false,"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5572-5194","authenticated-orcid":false,"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and the Department of Computer Science, Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3225512"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isqed57927.2023.10129316"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3165738"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.1998.727027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2019.2942978"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2014.7047120"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265083"},{"key":"ref10","first-page":"1","article-title":"First demonstration of a CMOS over CMOS 3D VLSI CoolCubeTM integration on 300 mm wafers","volume-title":"Proc. IEEE Symp. VLSI Technol.","author":"Brunet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"ref12","first-page":"1","article-title":"3D sequential CMOS top tier devices demonstration using a low temperature smart cutTM Si layer transfer","volume-title":"Proc. Silicon Nanoelectronics Workshop","author":"Vandooren"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830400"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-021-3671-x"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3146125"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1402-4896\/ace855"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-023-01375-6"},{"key":"ref19","first-page":"1","article-title":"High yield and process uniformity for 300 mm integrated WS2 FETs","volume-title":"Proc. Symp. VLSI Technol.","author":"Schram"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/acsomega.0c01676"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185414"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0419-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2017.2695455"},{"key":"ref24","volume-title":"QuickCap","year":"2020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409815"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1039\/C9NA00280D"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2415492"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131490"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1117\/12.2657524"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3235701"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265076"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185374"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413827"},{"key":"ref34","volume-title":"Layout Suite","year":"2022"},{"key":"ref35","volume-title":"Circuit Simulator","year":"2022"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.3c04346"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3305322"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10768429\/10561885.pdf?arnumber=10561885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T08:49:48Z","timestamp":1732697388000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10561885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":38,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3410518","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}