{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:51:29Z","timestamp":1762609889418,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Macao Science and Technology Development Fund (FDCT), Macau, SAR","award":["0160\/2022\/A","SKL-AMSV-2023-2025"],"award-info":[{"award-number":["0160\/2022\/A","SKL-AMSV-2023-2025"]}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2020-00191-IME","SRG2021-00015-IME"],"award-info":[{"award-number":["MYRG2020-00191-IME","SRG2021-00015-IME"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3412151","type":"journal-article","created":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T18:28:51Z","timestamp":1718994531000},"page":"4996-5004","source":"Crossref","is-referenced-by-count":4,"title":["CLUT-CIM: A Capacitance Lookup Table-Based Analog Compute-in-Memory Macro With Signed-Channel Training and Weight Updating for Nonuniform Quantization"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7187-578X","authenticated-orcid":false,"given":"Yuzhao","family":"Fu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"given":"Jixuan","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9079-5227","authenticated-orcid":false,"given":"Wei-Han","family":"Yu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7574-4755","authenticated-orcid":false,"given":"Ka-Fai","family":"Un","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9610-0641","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, the Faculty of Science and Technology, and the Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2018.8486500"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref6","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","author":"Zhou","year":"2017","journal-title":"arXiv:1702.03044"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.574"},{"key":"ref8","article-title":"Additive powers-of-two quantization: An efficient non-uniform discretization for neural networks","author":"Li","year":"2019","journal-title":"arXiv:1909.13144"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3312615"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3095232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref14","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"Ioffe","year":"2015","journal-title":"arXiv:1502.03167"},{"journal-title":"ADC Performance Survey 1997\u20132020","year":"1997","author":"Murmann","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830322"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772781"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3291376"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3386192"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2525822"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967540"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10568204.pdf?arnumber=10568204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T02:40:41Z","timestamp":1732675241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10568204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3412151","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}