{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:07:16Z","timestamp":1773155236215,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"Taiwan's National Science and Technology Council","doi-asserted-by":"publisher","award":["NSTC 112-2221-E-110-063-MY3"],"award-info":[{"award-number":["NSTC 112-2221-E-110-063-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"Taiwan's National Science and Technology Council","doi-asserted-by":"publisher","award":["112-2218-E-110-005"],"award-info":[{"award-number":["112-2218-E-110-005"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"Taiwan's National Science and Technology Council","doi-asserted-by":"publisher","award":["112-2218-E-110-009"],"award-info":[{"award-number":["112-2218-E-110-009"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3419020","type":"journal-article","created":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T17:43:04Z","timestamp":1720114984000},"page":"4961-4972","source":"Crossref","is-referenced-by-count":1,"title":["A 6-Gbps 16-nm FinFET CMOS I\/O Buffer With Variation Insensitivity Ensured by Genetic Algorithm"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Institute of Undersea Technology, and the Institute of Integrated Circuit Design, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7310-8323","authenticated-orcid":false,"given":"L S S Pavan Kumar","family":"Chodisetti","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}]},{"given":"Jhih-Ying","family":"Ke","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}]},{"given":"Cheng-Yao","family":"Lo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}]},{"given":"Tzung-Je","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8014-8229","authenticated-orcid":false,"given":"Lean Karlo Santos","family":"Tolentino","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Center for Artificial Intelligence and Nanoelectronics, Integrated Research and Training Center, Technological University of the Philippines, Manila, Philippines"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"DDR4 Data Buffer Definition (DDR4DB02)","year":"2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527311"},{"key":"ref3","volume-title":"DDR5 Data Buffer Definition (DDR5DB01)","year":"2021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2016.7542043"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401204"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.02.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS51387.2021.9687738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605678"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2019.8896437"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS51387.2021.9687736"},{"key":"ref12","volume-title":"Mixed-voltage output buffer","author":"Wang","year":"2022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS60141.2023.00068"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICIICS59993.2023.10421013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC49870.2020.9289242"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HNICEM54116.2021.9731973"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20904-9_11"},{"key":"ref18","article-title":"Application of computational intelligence in plant growth modelling","author":"Valenzuela","year":"2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3041607"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049668"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2967868"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2736782"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1285-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2018.2837110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012150"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12133"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595891"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10586267.pdf?arnumber=10586267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T00:30:44Z","timestamp":1732667444000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10586267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":27,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3419020","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}