{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T08:09:59Z","timestamp":1775549399505,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4400900"],"award-info":[{"award-number":["2022YFB4400900"]}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62371223"],"award-info":[{"award-number":["62371223"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3419902","type":"journal-article","created":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T18:17:07Z","timestamp":1720721827000},"page":"4985-4995","source":"Crossref","is-referenced-by-count":6,"title":["An 11T1C Bit-Level-Sparsity-Aware Computing- in-Memory Macro With Adaptive Conversion Time and Computation Voltage"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5424-2265","authenticated-orcid":false,"given":"Ye","family":"Lin","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9501-649X","authenticated-orcid":false,"given":"Yuandong","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7827-7849","authenticated-orcid":false,"given":"Heng","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6213-5407","authenticated-orcid":false,"given":"He","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7710-0062","authenticated-orcid":false,"given":"Jingjing","family":"Lv","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"given":"Anying","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5316-619X","authenticated-orcid":false,"given":"Yuan","family":"Du","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2687-6978","authenticated-orcid":false,"given":"Li","family":"Du","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2021.3114097"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS58349.2023.10388821"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347932"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268706"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3244338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3301814"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3327213"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268808"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc59616.2023.10268776"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3305530"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182197"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3321107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3343834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185221"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3281587"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DevIC57758.2023.10134934"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3269098"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3276169"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121213"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3266239"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067360"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980797"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939651"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121243"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3227471"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062958"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3145687"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3198413"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3199077"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3235210"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3260090"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168604"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937285"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10595432.pdf?arnumber=10595432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T19:56:38Z","timestamp":1734551798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":39,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3419902","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}