{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:07:58Z","timestamp":1781194078822,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Shaanxi Province Technical Innovation Guidance Special Project","award":["2024ZC-YYDP-36"],"award-info":[{"award-number":["2024ZC-YYDP-36"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3422082","type":"journal-article","created":{"date-parts":[[2024,9,12]],"date-time":"2024-09-12T18:15:21Z","timestamp":1726164921000},"page":"5102-5114","source":"Crossref","is-referenced-by-count":13,"title":["A Real-Time and High Precision Hardware Implementation of RANSAC Algorithm for Visual SLAM Achieving Mismatched Feature Point Pair Elimination"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-8615-3521","authenticated-orcid":false,"given":"Wenzheng","family":"He","sequence":"first","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zikuo","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziwei","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingshuo","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4002-9281","authenticated-orcid":false,"given":"Li","family":"Geng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Key Laboratory of Micro-Nano Electronics and System Integration of Xi’an City, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/358669.358692"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2013.354"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30397-5_6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SCOReD.2013.7002592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1624\/4\/042023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/joe.2018.9198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSCE.2015.7482163"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2022.117734"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2018.2853729"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMAR.2007.4538852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2015.2463671"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2019.107193"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511811685.007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IST.2016.7738198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JMASS.2023.3328879"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2005.1530589"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1415539"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICIVC47709.2019.8981025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2009.5459459"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.11.011"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-017-5042-x"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IDAACS.2017.8095057"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339144"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCCE51767.2020.00462"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2015.7367241"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178229"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2001.938625"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3298969"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON47005.2019.8983656"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1177\/0278364915620033"},{"key":"ref31","volume-title":"High-Level Synthesis Blue Book","author":"Fingeroff","year":"2010"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00211"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.15607\/RSS.2013.IX.037"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3182\/20101006-2-PL-4019.00005"},{"key":"ref35","volume-title":"Zynq-7000 SoC Product Selection Guide (XMP097)","year":"2019"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s42064-021-0101-5"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10679269.pdf?arnumber=10679269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T19:16:01Z","timestamp":1734722161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10679269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3422082","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}