{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:44:39Z","timestamp":1770918279168,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Samsung Electronics, South Korea"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Government","award":["2021R1C1C1004596"],"award-info":[{"award-number":["2021R1C1C1004596"]}]},{"DOI":"10.13039\/501100012389","name":"Institute of Information and Communications Technology Planning and Evaluation grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012389","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Government through the Project \u201cDevelopment of High Performance Processing-in-Memory Technology based on DRAM\u201d","award":["2022-0-01037"],"award-info":[{"award-number":["2022-0-01037"]}]},{"name":"NRF grant"},{"name":"Korean Government","award":["2022R1A4A3029433"],"award-info":[{"award-number":["2022R1A4A3029433"]}]},{"name":"IC Design Education Center (IDEC), Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3422278","type":"journal-article","created":{"date-parts":[[2024,7,17]],"date-time":"2024-07-17T13:30:01Z","timestamp":1721223001000},"page":"5081-5090","source":"Crossref","is-referenced-by-count":3,"title":["A DVS-Enabled Distributed Digital LDO Providing Rapid Uniform Power Grid and Ripple Reduction Achieving 20.1-ps FOM in 28 nm CMOS"],"prefix":"10.1109","volume":"71","author":[{"given":"Yuli","family":"Han","sequence":"first","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4175-9717","authenticated-orcid":false,"given":"Gunmo","family":"Koo","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9292-5584","authenticated-orcid":false,"given":"Jaejin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3501-5910","authenticated-orcid":false,"given":"Jusung","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Hanbat National University, Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1099-1496","authenticated-orcid":false,"given":"Joo-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3409-0505","authenticated-orcid":false,"given":"Kunhee","family":"Cho","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757446"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7062973"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2010.5617586"},{"key":"ref6","first-page":"C166","article-title":"A 0.6 V resistance-locked loop embedded digital low dropout regulator in 40nm CMOS with 77% power supply rejection improvement","volume-title":"Proc. Symp. VLSI Circuits","author":"Chiu"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766215"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2021.3103611"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213778"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3009454"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2519446"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3293819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662298"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780214"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2457920"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2188918"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3069954"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310308"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063040"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956413"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365964"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10601247.pdf?arnumber=10601247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:50:23Z","timestamp":1765997423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10601247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3422278","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}