{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:07:06Z","timestamp":1783526826285,"version":"3.55.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Prime Minister\u2019s Research Fellows (PMRF) Scheme, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcsi.2024.3425957","type":"journal-article","created":{"date-parts":[[2024,7,17]],"date-time":"2024-07-17T17:30:01Z","timestamp":1721237401000},"page":"5828-5837","source":"Crossref","is-referenced-by-count":11,"title":["Fault-Tolerant Reversible-Logic Based RO-PUF for Secure Device Authentication"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5651-4594","authenticated-orcid":false,"given":"Syed","family":"Farah Naz","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, IC-ResQ Lab, Indian Institute of Technology Jammu, Jammu, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0810-814X","authenticated-orcid":false,"given":"Ambika Prasad","family":"Shah","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, IC-ResQ Lab, Indian Institute of Technology Jammu, Jammu, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3206214"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092532"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855587"},{"issue":"6","key":"ref4","first-page":"369","article-title":"Adder designs using reversible logic gates","volume":"9","author":"Lala","year":"2010","journal-title":"WSEAS Trans. Circuits Syst."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405801"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.21236\/ada082021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5897\/ijps12.213"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3036807"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"ref15","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proc. 44th ACM IEEE Design Autom. Conf.","author":"Suh"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2370531"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104605"},{"key":"ref18","first-page":"5","article-title":"Trusted design in FPGAs","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Trimberger"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527301"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICET51757.2021.9451016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2729941"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3275577"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3316890"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2727546"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2855061"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2743004"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3067319"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2821267"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3090475"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCWorkshops50388.2021.9473510"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3021205"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050628"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8885015"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2023.100055"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS50750.2020.9195259"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261020"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2023.106022"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3301386"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE59167.2023.10334758"},{"issue":"1","key":"ref41","first-page":"18","article-title":"On the interpretation of results from the NIST statistical test suite","volume":"18","author":"Sys at al","year":"2015","journal-title":"Romanian J. Inf. Sci. Technol."},{"key":"ref42","volume-title":"Nist Sp 800\u201322 Test","year":"2024"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194590"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12042"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.3390\/ASEC2023-15948"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2018.8556818"},{"key":"ref47","article-title":"Deep learning based model building attacks on arbiter PUF compositions","author":"Santikellur","year":"2019","journal-title":"Cryptol. ePrint Arch."}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10768429\/10601312.pdf?arnumber=10601312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:53:51Z","timestamp":1732737231000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10601312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3425957","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}