{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:41:52Z","timestamp":1778694112631,"version":"3.51.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intelligent and Sustainable Medical Electronics Research Fund in National Taiwan University"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcsi.2024.3428636","type":"journal-article","created":{"date-parts":[[2024,8,27]],"date-time":"2024-08-27T17:29:30Z","timestamp":1724779770000},"page":"5178-5186","source":"Crossref","is-referenced-by-count":9,"title":["An Efficient FPGA-Based Dilated and Transposed Convolutional Neural Network Accelerator"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0835-2627","authenticated-orcid":false,"given":"Tsung-Hsi","family":"Wu","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7867-9606","authenticated-orcid":false,"given":"Chang","family":"Shu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5433-9830","authenticated-orcid":false,"given":"Tsung-Te","family":"Liu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2644615"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2884972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577308"},{"issue":"2","key":"ref10","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"25","author":"Krizhevsky"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897634"},{"key":"ref12","article-title":"A design methodology for efficient implementation of deconvolutional neural networks on an FPGA","author":"Zhang","year":"2017","journal-title":"arXiv:1705.02583"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3131581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00037"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702807"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2991189"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IROS45743.2020.9340777"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10736145\/10652594.pdf?arnumber=10652594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T19:15:51Z","timestamp":1734722151000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10652594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3428636","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}