{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T13:39:58Z","timestamp":1768484398966,"version":"3.49.0"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4502200"],"award-info":[{"award-number":["2023YFB4502200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Sci-Tech Innovation 2030","award":["2021ZD0201200"],"award-info":[{"award-number":["2021ZD0201200"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92064001"],"award-info":[{"award-number":["92064001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61834001"],"award-info":[{"award-number":["61834001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104007"],"award-info":[{"award-number":["62104007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"111 Project Program","award":["B18001"],"award-info":[{"award-number":["B18001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcsi.2024.3430290","type":"journal-article","created":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T18:45:54Z","timestamp":1725648354000},"page":"5387-5399","source":"Crossref","is-referenced-by-count":2,"title":["Specific ADC of NVM-Based Computation-in-Memory for Deep Neural Networks"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8200-5360","authenticated-orcid":false,"given":"Ao","family":"Shi","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3194-4149","authenticated-orcid":false,"given":"Yizhou","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4721-1564","authenticated-orcid":false,"given":"Lixia","family":"Han","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3957-3144","authenticated-orcid":false,"given":"Zheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Yiyang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7224-474X","authenticated-orcid":false,"given":"Haozhang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0187-9243","authenticated-orcid":false,"given":"Lifeng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7933-3673","authenticated-orcid":false,"given":"Linxiao","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-8018-651X","authenticated-orcid":false,"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6286-0423","authenticated-orcid":false,"given":"Jinfeng","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3280-0099","authenticated-orcid":false,"given":"Peng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iccad57390.2023.10323823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247829"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iscas45731.2020.9181259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/acdaba"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/cicc57935.2023.10121213"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3072200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3064189"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3240303"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3331375"},{"key":"ref11","first-page":"1","article-title":"A 818\u20134094 TOPS\/W capacitor-reconfigured CIM macro for unified acceleration of CNNs and transformers","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yoshioka"},{"key":"ref12","first-page":"566","article-title":"A 28 nm 83.23 TFLOPS\/W POSIT-based compute-in-memory macro for high-accuracy AI applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Wang"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc58667.2023.10347932"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc58667.2023.10347952"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454468"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067610"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454447"},{"key":"ref19","first-page":"570","article-title":"A 22 nm 64 kb lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog-storage quantizers for transformer and CNNs","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Guo"},{"key":"ref20","first-page":"572","article-title":"A 3 nm, 32.5 TOPS\/W, 55.0 TOPS\/mm2 and 3.78 Mb\/mm2 fully-digital compute-in-memory macro supporting INT12 \u00d7 INT12 with a parallel-MAC architecture and foundry 6T-SRAM bit cell","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Fujiwara"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45312-0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3194918"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3253200"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064475"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830490"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2023.3255788"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-023-01343-0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731679"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC53440.2021.9631810"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185326"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776485"},{"key":"ref42","first-page":"1","article-title":"A configurable multi-precision CNN computing framework based on single bit RRAM","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Zhu"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3061214"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426495"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937621"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620446"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2914191"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2614339"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3152653"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3266239"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3353464"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3386462"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10768429\/10668403.pdf?arnumber=10668403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:53:34Z","timestamp":1732737214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10668403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":56,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3430290","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}