{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T20:27:19Z","timestamp":1769891239407,"version":"3.49.0"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403103"],"award-info":[{"award-number":["2023YFB4403103"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tcsi.2024.3434706","type":"journal-article","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T18:40:25Z","timestamp":1722537625000},"page":"4652-4664","source":"Crossref","is-referenced-by-count":7,"title":["Layer-Wise Mixed-Modes CNN Processing Architecture With Double-Stationary Dataflow and Dimension-Reshape Strategy"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0894-1054","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9375-216X","authenticated-orcid":false,"given":"Xinxiang","family":"Huang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1455-5749","authenticated-orcid":false,"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0000-1447","authenticated-orcid":false,"given":"Guang","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6738-8510","authenticated-orcid":false,"given":"Han","family":"Yan","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1312-422X","authenticated-orcid":false,"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5846-1294","authenticated-orcid":false,"given":"Zejv","family":"Li","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"given":"Yuanhao","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, School of Integrated Circuits, Southeast University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3134271"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3118175"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3312775"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2997913"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref11","article-title":"Learning semantic image representations at a large scale","author":"Jia","year":"2014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181357"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926291"},{"key":"ref14","first-page":"189","article-title":"Approximate computing for ML: State-of-the-art, challenges and visions","volume-title":"Proc. 26th Asia\u2013South Pac. Design Autom. Conf. (ASP-DAC)","author":"Zervakis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3019460"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2981395"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3043778"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3205713"},{"key":"ref19","volume-title":"NVIDIA Deep Learning Accelerator","year":"2018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750389"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067774"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/s21124195"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"issue":"2","key":"ref29","first-page":"522","article-title":"Design of low-error fixed-width modified booth multiplier","volume":"1","author":"Amudha","year":"2012","journal-title":"Int. J. Electron. Comput. Sci. Eng."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032289"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC50952.2020.9333013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-1217-5_59"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2311811"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3247743"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S54099.2022.00018"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3054603"},{"key":"ref38","first-page":"140","article-title":"RUCA: RUntime configurable approximate circuits with self-correcting capability","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Ma"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3026179"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2020\/685"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2008.53"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3300899"},{"key":"ref44","first-page":"18518","article-title":"HAWQ-V2: Hessian aware trace-weighted quantization of neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NeurIPS)","volume":"33","author":"Dong"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856757"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3210069"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067269"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3188899"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3310916"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10702478\/10620270.pdf?arnumber=10620270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T19:15:41Z","timestamp":1734722141000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10620270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":49,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3434706","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}