{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T10:04:36Z","timestamp":1783159476616,"version":"3.54.6"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Key Digital Technologies Joint Undertaking (KDT JU) in EdgeAI \u201cEdge AI Technologies for Optimised Performance Embedded Processing\u201d project","award":["101097300"],"award-info":[{"award-number":["101097300"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcsi.2024.3450966","type":"journal-article","created":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:54:33Z","timestamp":1725562473000},"page":"790-801","source":"Crossref","is-referenced-by-count":24,"title":["SYNtzulu: A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5265-0759","authenticated-orcid":false,"given":"Gianluca","family":"Leone","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7441-1425","authenticated-orcid":false,"given":"Matteo","family":"Antonio Scrugli","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lorenzo","family":"Badas","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Martis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9683-009X","authenticated-orcid":false,"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8106-4641","authenticated-orcid":false,"given":"Paolo","family":"Meloni","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3269598"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052885"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN54540.2023.10191153"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3514253"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isvlsi54635.2022.00016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2726060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351295"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2023.1121592"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11063-021-10562-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2019.2906158"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-23342-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3330432"},{"key":"ref14","first-page":"1","article-title":"Encoding, model, and architecture: Systematic optimization for spiking neural network in FPGAs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Fang"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2973631"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/COINS51742.2021.9524188"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3136793"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869846"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2019.2903009"},{"key":"ref20","article-title":"The SpiNNaker 2 processing element architecture for hybrid digital neuromorphic computing","author":"H\u00f6ppner","year":"2021","journal-title":"arXiv:2103.08392"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS52927.2021.00053"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1201\/9781003394440-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/s19224831"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.11.005.2008"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489326"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/fi13080219"},{"key":"ref27","article-title":"A survey of spiking neural network accelerator on FPGA","author":"Isik","year":"2023","journal-title":"arXiv:2307.03910"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3192826"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/sdata.2018.55"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS58349.2023.10389037"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/51.932724"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546736"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0186132"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-62874-0_2"},{"key":"ref35","volume-title":"Lava Software Framework","year":"2023"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1161\/01.CTR.101.23.e215"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.46670\/JSST.2021.30.1.20"},{"issue":"12","key":"ref39","doi-asserted-by":"crossref","first-page":"1889","DOI":"10.3390\/electronics11121889","article-title":"Accurate ecg classification based on spiking neural network and attentional mechanism for real-time implementation on personal portable devices","volume":"11","author":"Xing","year":"2022","journal-title":"Electronics"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2552\/aafabc"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2022.3194678"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10857679\/10666827.pdf?arnumber=10666827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T05:46:27Z","timestamp":1738215987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10666827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":41,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3450966","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}