{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T12:32:18Z","timestamp":1784205138845,"version":"3.55.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC) and Texas Analog Center of Excellence","doi-asserted-by":"publisher","award":["2810.042"],"award-info":[{"award-number":["2810.042"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcsi.2024.3454602","type":"journal-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T18:27:20Z","timestamp":1726511240000},"page":"453-466","source":"Crossref","is-referenced-by-count":5,"title":["A Buck Converter Using Auxiliary-Stage With Multiple-Single-Cycle Non-Linear Control (MSCNLC) for Fast Load Transient Response"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-7763-293X","authenticated-orcid":false,"given":"Fan","family":"Guo","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6766-5638","authenticated-orcid":false,"given":"Shashank","family":"Alevoor","sequence":"additional","affiliation":[{"name":"Cirrus Logic, Inc., Chandler, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakshit","family":"Dambe Nayak","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9485-774X","authenticated-orcid":false,"given":"John","family":"Pigott","sequence":"additional","affiliation":[{"name":"NXP Semiconductors Inc., Chandler, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ryan","family":"Goodfellow","sequence":"additional","affiliation":[{"name":"NXP Semiconductors Inc., Chandler, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4135-7367","authenticated-orcid":false,"given":"Bertan","family":"Bakkaloglu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.1998.647687"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2181418"},{"key":"ref3","article-title":"Loop stability analysis of voltage mode buck regulator with different output capacitor types\u2014Continuous and discontinuous modes","author":"Meeks","year":"2008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/63.76813"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2191799"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1990.131213"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2004.1355684"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156437"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2744618"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977500"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063002"},{"key":"ref13","first-page":"16","article-title":"V2 architecture provides ultra-fast transient response in switch mode power supplies","volume-title":"Proc. HFPC","author":"Goder"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2010.5562404"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tpel.2009.2031179"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2206403"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2466791"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2805884"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915377"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.900549"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/63.554174"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.900605"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.925201"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.924843"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915784"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768412"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529082"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2006.1620619"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284174"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2010.5472628"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2181871"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2018.2844847"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.3016960"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4341981"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10836116\/10681225.pdf?arnumber=10681225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:58:29Z","timestamp":1736488709000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10681225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3454602","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}