{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:55:29Z","timestamp":1761396929149,"version":"3.38.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92164204","62222119","62025406","62104040"],"award-info":[{"award-number":["92164204","62222119","62025406","62104040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Strategic Priority Research Program of Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcsi.2024.3458436","type":"journal-article","created":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T17:33:19Z","timestamp":1727112799000},"page":"1383-1396","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Neuromorphic Hardware Using Area-Efficient Chain RRAM-Based Synapses and Compact Neurons With (Anti-) Integration Scheme"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5258-2190","authenticated-orcid":false,"given":"Qiqiao","family":"Wu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Honghu","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3969-1833","authenticated-orcid":false,"given":"Yixuan","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6948-7222","authenticated-orcid":false,"given":"Yue","family":"Cao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Yongkang","family":"Han","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory, Shanghai, China"}]},{"given":"Haijun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory, Shanghai, China"}]},{"given":"Keji","family":"Zhou","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory, Shanghai, China"}]},{"given":"Hailan","family":"Yi","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3387-1238","authenticated-orcid":false,"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7062-831X","authenticated-orcid":false,"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2018.2843286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502309"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC48613.2020.9336139"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-022-11199-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac57cb"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10853-018-2134-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454367"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365945"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3045369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00795-x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2773124"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2818978"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3073838"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035575"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2018.8403854"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-26012-5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634787"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402217"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-24427-8"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.1004984"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48209"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268468"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3386429"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2697000"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.668994"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034380"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3340176"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3082911"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac408a"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3150034"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147050"},{"issue":"2","key":"ref46","first-page":"64","article-title":"Design of two stage CMOS comparator with improved accuracy in terms of different parameters","volume":"2","author":"Suman","year":"2018","journal-title":"Mody Univ. Int. J. Comput. Eng. Res."},{"key":"ref47","first-page":"82","article-title":"A 5ns fast write multi-level non-volatile 1 k bits RRAM memory with advance write scheme","volume-title":"Proc. Symp. VLSI Circuits","author":"Sheu"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-05480-0"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2018.00089"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00682"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00095"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3101407"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10905058\/10685545.pdf?arnumber=10685545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:58:27Z","timestamp":1740682707000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10685545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":54,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3458436","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}