{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T05:25:45Z","timestamp":1740720345519,"version":"3.38.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Science and Engineering Research Board -Department of Science and Technology, India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcsi.2024.3469395","type":"journal-article","created":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T17:49:24Z","timestamp":1728409764000},"page":"1191-1203","source":"Crossref","is-referenced-by-count":0,"title":["A 0.0375-pJ\/bit Charge-Steering Based Hybrid for 8-Gb\/s\/pin Full-Duplex Chip-to-Chip Interconnects in 65-nm CMOS"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1225-4846","authenticated-orcid":false,"given":"Prema","family":"Kumar Govindaswamy","sequence":"first","affiliation":[{"name":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4363-7303","authenticated-orcid":false,"given":"Nijwm","family":"Wary","sequence":"additional","affiliation":[{"name":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2860-4749","authenticated-orcid":false,"given":"Vijay Shankar","family":"Pasupureddi","sequence":"additional","affiliation":[{"name":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2014.6946019"},{"issue":"7","key":"ref2","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1016\/j.mejo.2011.04.007","article-title":"Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect","volume":"42","author":"Rao","year":"2011","journal-title":"Microelectron. J."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2984567"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2642822"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2013.2264618"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2783679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2014.2387682"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iscas48785.2022.9937937"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iscas48785.2022.9937255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3232024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3146326"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2956369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2016.7539054"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697410"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3022046"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.08.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2962359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835837"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3008059"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658443"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.748792"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839774"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.482203"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237692"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051488"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10905058\/10707596.pdf?arnumber=10707596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T11:09:49Z","timestamp":1740654589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10707596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3469395","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}