{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T16:04:43Z","timestamp":1784822683639,"version":"3.55.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["20\/FFP-A\/8371"],"award-info":[{"award-number":["20\/FFP-A\/8371"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcsi.2024.3481904","type":"journal-article","created":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T17:31:55Z","timestamp":1729877515000},"page":"708-718","source":"Crossref","is-referenced-by-count":6,"title":["Method to Determine Quantization-Related Parameters of the Digital-to-Time Converter in a Fractional-N Frequency Synthesizer"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4849-7306","authenticated-orcid":false,"given":"Xu","family":"Wang","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3242-1056","authenticated-orcid":false,"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2959252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731646"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3305604"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072344"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198146"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME58259.2023.10161782"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658472"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2750089"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310276"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939663"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273732"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2090991"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382947"},{"key":"ref22","article-title":"Spurs in fractional-N frequency synthesizers resulting from resolution mismatch between the divider controller and the DTC: Manifestations, analysis and mitigation","volume-title":"Proc. IEEE TCAS-I","author":"Wang"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/prime.2016.7519527"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3323429"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365798"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067719"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3172947"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3104275"},{"key":"ref34","volume-title":"PLL Performance, Simulation and Design","author":"Banerjee","year":"2006"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref36","year":"2019","journal-title":"20-GHz Wideband RF Synthesizer With Phase Synchronization & JESD204B Suppor"},{"key":"ref37","year":"2019","journal-title":"Analog Devices, Microwave Wideband Synthesizer With Integrated VCO"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref39","first-page":"188","article-title":"An 8.75 GHz fractional-N digital PLL with a reverseconcavity variable-slope DTC achieving 57.3 fsrms integrated jitter and \u2212252.4dB FoM","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Rossoni"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937591"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558510"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198115"},{"key":"ref43","article-title":"Design methodology for fractional-N digital frequency synthesizers to minimize system jitter and spurs","author":"Wang","year":"2024"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10857679\/10736006.pdf?arnumber=10736006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T05:47:49Z","timestamp":1738216069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10736006\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":43,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3481904","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}