{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T20:59:39Z","timestamp":1774645179471,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019014","name":"Shenzhen Science and Technology Program","doi-asserted-by":"publisher","award":["KQTD20200820113051096"],"award-info":[{"award-number":["KQTD20200820113051096"]}],"id":[{"id":"10.13039\/501100019014","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018550","name":"Science and Technology Innovation Committee Foundation of Shenzhen","doi-asserted-by":"publisher","award":["2019QN01X673"],"award-info":[{"award-number":["2019QN01X673"]}],"id":[{"id":"10.13039\/501100018550","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcsi.2024.3486322","type":"journal-article","created":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T13:53:52Z","timestamp":1731678832000},"page":"3236-3246","source":"Crossref","is-referenced-by-count":7,"title":["A 28-nm 135.19 TOPS\/W Bootstrapped-SRAM Compute-in-Memory Accelerator With Layer-Wise Precision and Sparsity"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2527-6778","authenticated-orcid":false,"given":"Wei","family":"Mao","sequence":"first","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Dingbang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Haoxiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Fuyi","family":"Li","sequence":"additional","affiliation":[{"name":"Hangzhou Institute of Technology, Xidian University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-931X","authenticated-orcid":false,"given":"Kai","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Qiuping","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Jiaqi","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5519-3258","authenticated-orcid":false,"given":"Quan","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan"}]},{"given":"Liuyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2979670"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3128435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.3039359"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref6","first-page":"4860","article-title":"Learning to prune deep neural networks via layer-wise optimal brain surgeon","volume-title":"Proc. 31st Int. Conf. Neural Inf. Process. Syst.","author":"Dong"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICME55011.2023.00252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062958"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3301814"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC53440.2021.9631799"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3212314"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3330080"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON58565.2023.10396087"},{"key":"ref18","first-page":"1","article-title":"BSQ: Exploring bit-level sparsity for mixed-precision neural network quantization","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Yang"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3162017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3148273"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00010"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref23","article-title":"DARTS: Differentiable architecture search","author":"Liu","year":"2019","journal-title":"arXiv:1806.09055"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942147"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref26","first-page":"1","article-title":"Neural architecture search with reinforcement learning","volume-title":"Proc. 5th Int. Conf. Learn. Represent. (ICLR)","author":"Zoph"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.155"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00958"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3210069"},{"key":"ref30","first-page":"5544","article-title":"Soft threshold weight reparameterization for learnable sparsity","volume-title":"Proc. 37th Int. Conf. Mach. Learn.","author":"Kusupati"},{"key":"ref31","first-page":"19655","article-title":"HYDRA: Pruning adversarially robust neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Sehwag"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454278"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454313"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC48613.2020.9336108"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3298705"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121243"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137115"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"key":"ref39","first-page":"490","article-title":"Agile hardware and software co-design for RISC-V-based multi-precision deep learning microprocessor","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"He"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529039"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2859837"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067305"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11061257\/10754647.pdf?arnumber=10754647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:20Z","timestamp":1774641260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10754647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":45,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3486322","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}