{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T00:17:32Z","timestamp":1784679452106,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund (FDCT), Macau, Special Administrative Region","doi-asserted-by":"publisher","award":["0160\/2022\/A"],"award-info":[{"award-number":["0160\/2022\/A"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund (FDCT), Macau, Special Administrative Region","doi-asserted-by":"publisher","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG-GRG2023-00012-IME"],"award-info":[{"award-number":["MYRG-GRG2023-00012-IME"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hetao Shenzhen-Hong Kong Science and Technology (SZ-HK S&T) Innovation Cooperation Zone Project","award":["HTHZQSWS-KCCYB-2023030"],"award-info":[{"award-number":["HTHZQSWS-KCCYB-2023030"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tcsi.2024.3505299","type":"journal-article","created":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:52:23Z","timestamp":1732719143000},"page":"4031-4039","source":"Crossref","is-referenced-by-count":4,"title":["A 97.8 GOPS\/W FPGA-Based Residual-Block-Aware CNN Accelerator Featuring Multi-Clock PW\n                    <sup>2<\/sup>\n                    Pipeline and Adaptive-Resolution Quantization"],"prefix":"10.1109","volume":"72","author":[{"given":"Jixuan","family":"Li","sequence":"first","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke","family":"Li","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7574-4755","authenticated-orcid":false,"given":"Ka-Fai","family":"Un","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9079-5227","authenticated-orcid":false,"given":"Wei-Han","family":"Yu","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and the Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.634"},{"key":"ref3","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5 MB model size","author":"Iandola","year":"2016","journal-title":"arXiv:1602.07360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref5","first-page":"6105","article-title":"EffificientNet: Rethinking model scaling for convolutional neural networks","volume-title":"Proc. Int. Conf. Mach. Learn. (ICML)","author":"Tan"},{"key":"ref6","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Krizhevsky"},{"key":"ref7","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Simonyan"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865896"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00053"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3095283"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2767204"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3074300"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3300657"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3131581"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634838"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3078541"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3180553"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067774"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980798"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00030"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3153288"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01352"},{"key":"ref25","article-title":"DiracNets: Training very deep neural networks without skip-connections","author":"Zagoruyko","year":"2017","journal-title":"arXiv:1706.00388"},{"key":"ref26","first-page":"8935","article-title":"Residual distillation: Towards portable deep neural networks without shortcuts","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Li"},{"key":"ref27","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"Choi","year":"2018","journal-title":"arXiv:1805.06085"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3227608"},{"key":"ref29","first-page":"1","article-title":"BSQ: Exploring bit-level sparsity for mixed-precision neural network quantization","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Yang"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00035"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3377356"},{"key":"ref33","volume-title":"7 Series FPGAs Clocking Resources User Guide (UG472)","year":"2024"},{"key":"ref34","first-page":"259","article-title":"Mixed-precision neural network quantization via learned layer-wise importance","volume-title":"Proc. Eur. Conf. Comput. Vis. (ECCV)","author":"Chen"},{"key":"ref35","volume-title":"7 Series DSP48E1 Slice User Guide (UG479)","year":"2024"},{"key":"ref36","volume-title":"VC709 Evaluation Board for the Virtex-7 FPGA User Guide (UG887)","year":"2024"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3188899"},{"key":"ref38","article-title":"MobileViT: Light-weight, general-purpose, and mobile-friendly vision transformer","author":"Mehta","year":"2021","journal-title":"arXiv:2110.02178"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.01549"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52729.2023.01778"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11099062\/10769580.pdf?arnumber=10769580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:10Z","timestamp":1774641250000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3505299","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}