{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:16:56Z","timestamp":1785421016898,"version":"3.56.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcsi.2024.3507932","type":"journal-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T19:20:48Z","timestamp":1733772048000},"page":"169-179","source":"Crossref","is-referenced-by-count":3,"title":["A Half-Schmitt Trigger-Based 9T1R Nonvolatile Robust SRAM Cell for Instant On-Off Application"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5823-3710","authenticated-orcid":false,"given":"Mohammad Mudakir","family":"Fazili","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Srinagar, Srinagar, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5573-0321","authenticated-orcid":false,"given":"Sayeed","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Srinagar, Srinagar, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Belal","family":"Iqbal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1201\/9781003138747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072200"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2009.5280761"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691028"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.178"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2329915"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.08.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223641"},{"key":"ref15","first-page":"239","article-title":"8T1R: A novel lowpower high-speed RRAM-based non-volatile SRAM design","volume-title":"Proc. Int. Great Lakes Symp. VLSI (GLSVLSI)","author":"Tosson"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2016.7781513"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2772861"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2908243"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2953005"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901032"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3050250"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/sym14040768"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3242300"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3319583"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(64)90131-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.2834852"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.3041475"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/led.2009.2021004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.2832660"},{"key":"ref33","author":"Jiang","year":"2014","journal-title":"Stanford University Resistive- Switching Random Access Memory (RRAM) Verilog\u2014A Model"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3232313"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327334"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2839612"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2017.7947511"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10836116\/10786229.pdf?arnumber=10786229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:41:42Z","timestamp":1736487702000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10786229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":40,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3507932","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}