{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T14:08:11Z","timestamp":1787062091533,"version":"build-2736575974"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcsi.2024.3511955","type":"journal-article","created":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T14:56:48Z","timestamp":1734533808000},"page":"2128-2138","source":"Crossref","is-referenced-by-count":2,"title":["In-Memory Implementation of an Approximate Adder With Reduced Latency and Error"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7300-6284","authenticated-orcid":false,"given":"Vijaya","family":"Lakshmi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology at Tirupati, Tirupati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3992-0624","authenticated-orcid":false,"given":"Vikramkumar","family":"Pudi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology at Tirupati, Tirupati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7891-4975","authenticated-orcid":false,"given":"John","family":"Reuben","sequence":"additional","affiliation":[{"name":"Chair of Computer Architecture, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Erlangen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3203583"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3194918"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2852701"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3293026"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072666"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2365458"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3030121"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID2022.2022.00049"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3107370"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3241012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3222015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.05.003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3326199"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2936873"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3129827"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840764"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.2200\/s00681ed1v01y201510eet006"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2922838"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3068470"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3193678"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE56004.2022.9863155"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3486376"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176685"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355217"},{"key":"ref34","volume-title":"Digital Integrated Circuits a Design Perspective","author":"Rabaey","year":"1999"},{"key":"ref35","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhib.","author":"Hu"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3270963"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2929100"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-06356-7"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102084"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2881326"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2696524"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10050530"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10979905\/10806900.pdf?arnumber=10806900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:07Z","timestamp":1774641247000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10806900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3511955","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}