{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T23:45:25Z","timestamp":1768347925530,"version":"3.49.0"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62401031"],"award-info":[{"award-number":["62401031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171013"],"award-info":[{"award-number":["62171013"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of China","award":["2021YFB3601303"],"award-info":[{"award-number":["2021YFB3601303"]}]},{"name":"National Key Research and Development Program of China","award":["2021YFB3601304"],"award-info":[{"award-number":["2021YFB3601304"]}]},{"name":"National Key Research and Development Program of China","award":["2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601300"]}]},{"name":"Postdoctoral Research Funding of Hangzhou International Innovation Institute of Beihang University","award":["2024BKZ004"],"award-info":[{"award-number":["2024BKZ004"]}]},{"DOI":"10.13039\/501100001809","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcsi.2024.3519745","type":"journal-article","created":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:48:02Z","timestamp":1737053282000},"page":"2327-2340","source":"Crossref","is-referenced-by-count":3,"title":["Technically Feasible Robust Complementary SOT-MRAM Design for Improving the Area and Energy Efficiency"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-7648","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"first","affiliation":[{"name":"National Key Laboratory of Spintronics, Hangzhou International Innovation Institute, Beihang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-9802","authenticated-orcid":false,"given":"Zhongkui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Xu","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianzeng","family":"Guo","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qihang","family":"Gao","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Spintronics, Hangzhou International Innovation Institute, Beihang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2021.3078583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3341608"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712363"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413832"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.jsamd.2022.100508"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2881982"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2297397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3280193"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3218042"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3361470"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413749"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830149"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117643"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019360"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0131-z"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265028"},{"key":"ref24","first-page":"1","article-title":"First demonstration of interface-enhanced SAF enabling 400 \u00b0C-robust 42 nm p-SOT-MTJ cells with STT-assisted fieldfree switching and composite channels","volume-title":"Proc. Symp. VLSI Technol.","author":"Tsou"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-019-0607-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMW59701.2024.10536970"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/44\/12\/122501"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207662"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377721"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2019.8776537"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372068"},{"key":"ref32","first-page":"1","article-title":"BEOL compatible high retention perpendicular SOT-MRAM device for SRAM replacement and machine learning","volume-title":"Proc. Symp. VLSI Technol.","author":"Couet"},{"key":"ref33","first-page":"1","article-title":"Multi-pillar SOT-MRAM for accurate analog inmemory DNN inference","volume-title":"Proc. Symp. VLSI Technol.","author":"Doevenspeck"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145991"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631340"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926984"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3043293"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA56932.2022.9963089"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2024.3396750"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.2999751"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2640338"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3097294"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3148123"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039800"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020137"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960028"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067837"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454339"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720557"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1063\/1.4798288"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980073"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830307"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IWAPS57146.2022.9972248"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2854277"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310394"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019430"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10979905\/10843823.pdf?arnumber=10843823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:25:52Z","timestamp":1746055552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10843823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":62,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3519745","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}