{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:58:29Z","timestamp":1780444709001,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tcsi.2024.3524591","type":"journal-article","created":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T15:05:44Z","timestamp":1736262344000},"page":"4064-4076","source":"Crossref","is-referenced-by-count":1,"title":["Hardware-Efficient Architecture for Multiple Quantized Gaussian Noise Generation"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-4137-7688","authenticated-orcid":false,"given":"Kangjoon","family":"Choi","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3524-2838","authenticated-orcid":false,"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CSCITA47329.2020.9137797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58580-8_4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.106"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WCSP.2014.6992107"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.81"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2011.6090035"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946821"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.911557"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2009.0440"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2005.1557347"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917552"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2322573"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3374731"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270388"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900748"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204119"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275736"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2553318"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3293786"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IWSDA50346.2022.9870587"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OECC56963.2023.10209912"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-CSCC55581.2022.9894924"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON46414.2019.9058065"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-96-00696-5"},{"key":"ref26","volume-title":"UltraScale Architecture Configurable Logic Block User Guide","year":"2017"},{"key":"ref27","volume-title":"Zynq UltraScale+MPSoC Data Sheet: Overview","year":"2022"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567590"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081630"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1201\/9780203753064"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11099062\/10830277.pdf?arnumber=10830277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:11Z","timestamp":1774641251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10830277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2024.3524591","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}