{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T15:31:59Z","timestamp":1784820719281,"version":"3.55.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund, Macau","doi-asserted-by":"publisher","award":["0045\/2020\/AMJ"],"award-info":[{"award-number":["0045\/2020\/AMJ"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014862","name":"University of Macau Research Fund","doi-asserted-by":"publisher","award":["MYRG-GRG2024-00298-IME"],"award-info":[{"award-number":["MYRG-GRG2024-00298-IME"]}],"id":[{"id":"10.13039\/100014862","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Science and Technology Major Project","award":["20231023100159002"],"award-info":[{"award-number":["20231023100159002"]}]},{"name":"Shenzhen Science and Technology Major Project","award":["20240903100208012"],"award-info":[{"award-number":["20240903100208012"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcsi.2025.3529018","type":"journal-article","created":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T13:44:07Z","timestamp":1737121447000},"page":"4584-4596","source":"Crossref","is-referenced-by-count":7,"title":["Design and Analysis of a Type-II Sampling PLL With Automatic Frequency and Phase Calibrations Achieving 0.62-\n                    <i>\u03bc<\/i>\n                    s Locking Time"],"prefix":"10.1109","volume":"72","author":[{"given":"Jian","family":"Yang","sequence":"first","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI, the Institute of Microelectronics, the Faculty of Science and Technology, and, Department of ECE, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1672-5412","authenticated-orcid":false,"given":"Tailong","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Electronic Information Engineering, School of Advanced Manufacturing Engineering, Hefei University, Hefei, Anhui, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Meng","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI, the Institute of Microelectronics, the Faculty of Science and Technology, and, Department of ECE, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0954-6053","authenticated-orcid":false,"given":"Zhenghao","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics and the Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-4551","authenticated-orcid":false,"given":"Jun","family":"Yin","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI, the Institute of Microelectronics, the Faculty of Science and Technology, and, Department of ECE, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI, the Institute of Microelectronics, the Faculty of Science and Technology, and, Department of ECE, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8704-4505","authenticated-orcid":false,"given":"Quan","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Microelectronics and the Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2457920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875097"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3036122"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3341401"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3008298"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075927"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LMWT.2024.3377117"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3089930"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094934"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033271"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2997598"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2993717"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121322"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2926191"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2620151"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135609"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/j.aeue.2019.06.025","article-title":"Fast locking technique for phase locked loop based on phase error cancellation","volume":"109","author":"Ali","year":"2019","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454298"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529055"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492419"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201939"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2956100"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11143801\/10844887.pdf?arnumber=10844887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:38:12Z","timestamp":1761673092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10844887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3529018","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}