{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T15:12:14Z","timestamp":1781622734104,"version":"3.54.5"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Brain-Inspired Computing"},{"name":"Center for the Co-Design if Cognitive Systems"},{"name":"Semiconductor Research Corporation (SRC) and Defense Advanced Research Projects Agency","award":["AWD-004311-S4"],"award-info":[{"award-number":["AWD-004311-S4"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcsi.2025.3531758","type":"journal-article","created":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T14:10:50Z","timestamp":1737987050000},"page":"4638-4648","source":"Crossref","is-referenced-by-count":3,"title":["WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9487-8177","authenticated-orcid":false,"given":"Jeffry","family":"Victor","sequence":"first","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7251-1289","authenticated-orcid":false,"given":"Dong","family":"Eun Kim","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1275-0680","authenticated-orcid":false,"given":"Chunguang","family":"Wang","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0735-9695","authenticated-orcid":false,"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet","family":"Kumar Gupta","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218688"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2020.2993045"},{"key":"ref3","article-title":"Benchmarking TPU, GPU, and CPU platforms for deep learning","author":"Wang","year":"2019","journal-title":"arXiv:1907.10701"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2023.3282046"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116495"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/mnano.2023.3340321"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref8","article-title":"Design space exploration and comparative evaluation of memory technologies for synaptic crossbar arrays: Device-circuit non-idealities and system accuracy","author":"Wang","year":"2023","journal-title":"arXiv:2307.04261"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/drc52342.2021.9467160"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9372093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2016.7838381"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744930"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2014.7001330"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3109857"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774736"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8714817"},{"key":"ref17","article-title":"X-CHANGR: Changing memristive crossbar mapping for mitigating line-resistance induced accuracy degradation in deep neural networks","author":"Agrawal","year":"2019","journal-title":"arXiv:1907.00285"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/164920a0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.1.1382"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/iitc47697.2020.9515629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/drc.2018.8442136"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2018.8614527"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2016.12"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3257513"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2021.3097035"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/11143801\/10854673-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11143801\/10854673.pdf?arnumber=10854673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:17Z","timestamp":1774641257000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10854673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3531758","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}