{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:07Z","timestamp":1781884207637,"version":"3.54.5"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Binghamton University Faculty Startup Grant"},{"name":"U.S. Department of Agriculture Non-Assistance Cooperative Agreement","award":["58-8042-3-047"],"award-info":[{"award-number":["58-8042-3-047"]}]},{"name":"Funding from Integrated Electronics Engineering Center, Binghamton University, New York State Division of Science, Technology and Innovation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tcsi.2025.3539912","type":"journal-article","created":{"date-parts":[[2025,2,13]],"date-time":"2025-02-13T13:54:10Z","timestamp":1739454850000},"page":"5774-5784","source":"Crossref","is-referenced-by-count":7,"title":["AdderNet 2.0: Optimal AdderNet Accelerator Designs With Activation-Oriented Quantization and Fused Bias Removal-Based Memory Optimization"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1286-807X","authenticated-orcid":false,"given":"Yunxiang","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6696-6089","authenticated-orcid":false,"given":"Omar Al","family":"Kailani","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bin","family":"Zhou","sequence":"additional","affiliation":[{"name":"U.S. Department of Agriculture, Agricultural Research Service, Food Quality Laboratory, Beltsville Agricultural Research Center, Beltsville, MD, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2933-750X","authenticated-orcid":false,"given":"Wenfeng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref4","article-title":"SqueezeNet: Alexnet-level accuracy with 50x fewer parameters and <0.5 MB model size","author":"Iandola","year":"2016","journal-title":"arXiv:1602.07360"},{"key":"ref5","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017","journal-title":"arXiv:1704.04861"},{"key":"ref6","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3110413"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00035"},{"key":"ref11","volume-title":"Wp486: Deep learning with int8 optimization on Xilinx devices","author":"Fu","year":"2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW53098.2021.00345"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW53098.2021.00268"},{"key":"ref15","first-page":"2771","article-title":"Shiftaddnet: A hardware-inspired deep network","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"You"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00154"},{"key":"ref17","article-title":"AdderNet and its minimalist hardware design for energyefficient artificial intelligence","author":"Wang","year":"2021","journal-title":"arXiv:2101.10015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASID52932.2021.9651682"},{"key":"ref19","first-page":"33","article-title":"A novel FPGA-based convolution accelerator for addernet","volume-title":"Proc. 23rd Workshop Synthesis Syst. Integr. Mixed Inf. Technol. (SASIMI)","author":"Ma"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067327"},{"key":"ref21","first-page":"1","article-title":"WSQ-AdderNet: Efficient weight standardization based quantized AdderNet FPGA accelerator design with high-density INT8 DSP-LUT co-packing optimization","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Zhang"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2016.7577308"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240856"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00035"},{"key":"ref26","article-title":"SGDR: Stochastic gradient descent with warm restarts","author":"Loshchilov","year":"2016","journal-title":"arXiv:1608.03983"},{"key":"ref27","article-title":"Design and optimization of residual neural network accelerators for low-power FPGAs using high-level synthesis","author":"Minnella","year":"2023","journal-title":"arXiv:2309.15631"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439296"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11174046\/10884535.pdf?arnumber=10884535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:19Z","timestamp":1774641259000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10884535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3539912","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}