{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:18:57Z","timestamp":1765995537626,"version":"3.41.2"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Institute for AI and Beyond, The University of Tokyo"},{"name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","award":["JP21H03406","JP21J21917"],"award-info":[{"award-number":["JP21H03406","JP21J21917"]}]},{"name":"Japan Science and Technology Agency (JST)-CRONOS","award":["JPMJCS24K1"],"award-info":[{"award-number":["JPMJCS24K1"]}]},{"DOI":"10.13039\/501100008662","name":"Murata Science and Education Foundation","doi-asserted-by":"publisher","award":["M24AN001"],"award-info":[{"award-number":["M24AN001"]}],"id":[{"id":"10.13039\/501100008662","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Activities of VLSI Design and Education Center (VDEC), The University of Tokyo, in collaboration with Cadence Design Systems Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tcsi.2025.3546983","type":"journal-article","created":{"date-parts":[[2025,3,10]],"date-time":"2025-03-10T13:50:55Z","timestamp":1741614655000},"page":"3872-3885","source":"Crossref","is-referenced-by-count":2,"title":["Optimization of DTC-Based and Harmonic-Mixer-Based Fractional-N PLLs: Comparative Analysis of Jitter and Power Trade-Offs"],"prefix":"10.1109","volume":"72","author":[{"given":"Yuyang","family":"Zhu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2551-4863","authenticated-orcid":false,"given":"Masaru","family":"Osada","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6515-7727","authenticated-orcid":false,"given":"Haoming","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1512-4714","authenticated-orcid":false,"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory, School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567801"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310332"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454361"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2015.7337789"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200475"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454388"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662494"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490409"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3037311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3353219"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1162\/evco.1999.7.3.205"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/74.382334"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2023.3296248"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1162\/evco.1994.2.3.221"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.1999.781913"},{"volume-title":"Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications","year":"1999","author":"Zitzler","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845991"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"volume-title":"PLL Loop Filter Design and Fine Tuning","year":"2023","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1017\/9781108626200"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050285"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3206837"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"volume-title":"The M Athematical Gardner","year":"2012","author":"Klarner","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946134"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310204"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008474"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067748"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310336"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365736"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365929"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2209809"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3343952"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830382"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149720"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454291"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.5772\/intechopen.104735"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/cje.2022.00.407"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11099062\/10918863.pdf?arnumber=10918863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:53:44Z","timestamp":1753901624000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10918863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":51,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3546983","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}