{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:09:34Z","timestamp":1774904974160,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Project","award":["2023YFB4403100"],"award-info":[{"award-number":["2023YFB4403100"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62125403"],"award-info":[{"award-number":["62125403"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92164301"],"award-info":[{"award-number":["92164301"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2022ZD0115201"],"award-info":[{"award-number":["2022ZD0115201"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["QYJS-2023-2801-B"],"award-info":[{"award-number":["QYJS-2023-2801-B"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021ZD0114400"],"award-info":[{"award-number":["2021ZD0114400"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017582","name":"Beijing National Research Center for Information Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100017582","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Beijing Advanced Innovation Center for Integrated Circuits","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcsi.2025.3547001","type":"journal-article","created":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T13:48:18Z","timestamp":1742305698000},"page":"2216-2228","source":"Crossref","is-referenced-by-count":5,"title":["Dyn-Bitpool: A 28 nm 27 TOPS\/W Two-Sided Sparse CIM Accelerator Featuring a Balanced Workload Scheme and High CIM Macro Utilization"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4171-0563","authenticated-orcid":false,"given":"Xujiang","family":"Xiang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4084-3478","authenticated-orcid":false,"given":"Zhiheng","family":"Yue","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2051-0641","authenticated-orcid":false,"given":"Xiaolong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6942-4395","authenticated-orcid":false,"given":"Yang","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2014-433"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/rob.21918"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2996001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043870"},{"key":"ref9","year":"2018","journal-title":"NVIDIA Deep Learning Accelerator"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3148273"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731754"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID57277.2023.00035"},{"key":"ref17","first-page":"382","article-title":"Bit-pragmatic deep neural network computing","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Albericio"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589062"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304041"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218523"},{"key":"ref21","first-page":"236","article-title":"Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Yang"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3096236"},{"key":"ref24","article-title":"A survey of model compression and acceleration for deep neural networks","author":"Cheng","year":"2017","journal-title":"arXiv:1710.09282"},{"key":"ref25","first-page":"2074","article-title":"Learning structured sparsity in deep neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Wen"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063111"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.5140772"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589348"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731545"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366031"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1985.1085686"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00016"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3185135"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.03.008"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3305663"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3375359"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3283418"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/10979905\/10931136.pdf?arnumber=10931136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:09:50Z","timestamp":1774901390000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10931136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3547001","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}