{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:26:22Z","timestamp":1780637182765,"version":"3.54.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tcsi.2025.3550314","type":"journal-article","created":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T15:35:45Z","timestamp":1742571345000},"page":"5708-5721","source":"Crossref","is-referenced-by-count":1,"title":["Memory Technologies for Crossbar Array Design: A Comparative Evaluation of Their Impact on DNN Accuracy"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9487-8177","authenticated-orcid":false,"given":"Jeffry","family":"Victor","sequence":"first","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1275-0680","authenticated-orcid":false,"given":"Chunguang","family":"Wang","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet","family":"Kumar Gupta","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2929245"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2018.8614527"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/islped52811.2021.9502492"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9372093"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iscas48785.2022.9937336"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3362035"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/drc52342.2021.9467160"},{"key":"ref10","article-title":"X-CHANGR: Changing memristive crossbar mapping for mitigating line-resistance induced accuracy degradation in deep neural networks","author":"Agrawal","year":"2019","journal-title":"arXiv:1907.00285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2014.7001330"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3109857"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8714817"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549453"},{"key":"ref15","first-page":"87","article-title":"Process and electrical results for the on-die interconnect stack for Intel\u2019s 45 nm process generation","volume":"12","author":"Moon","year":"2008","journal-title":"Intel Technol. J."},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/aicas51828.2021.9458494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/drc58590.2023.10187042"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2015.7409718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2016.2545412"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/drc.2018.8442136"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9372099"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/led.2022.3162639"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/sispad.2011.6035047"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/drc52342.2021.9467139"},{"key":"ref28","first-page":"11","article-title":"A 28 nm HKMG super low power embedded NVM technology based on ferroelectric FETs","author":"Trentzsch","year":"2016","journal-title":"IEDM Tech. Dig."},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/led.2018.2872347"},{"key":"ref30","article-title":"Towards efficient IMC accelerator design through joint hardware-workload co-optimization","author":"Krestinskaya","year":"2024","journal-title":"arXiv:2410.16759"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/iscas48785.2022.9937207"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/lssc.2024.3361011"},{"key":"ref33","article-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2009"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.90"},{"key":"ref35","first-page":"5533","article-title":"Inducing and exploiting activation sparsity for fast inference on deep neural networks","volume-title":"Proc. 37th Int. Conf. Mach. Learn.","volume":"119","author":"Kurtz"},{"key":"ref36","first-page":"1463","article-title":"DeepHammer: Depleting the intelligence of deep neural networks through targeted chain of bit flips","volume-title":"Proc. USENIX Secur. Symp.","author":"Yao"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317908"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11174046\/10933557.pdf?arnumber=10933557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:41:34Z","timestamp":1759772494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10933557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3550314","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}